





Universidad Autónoma de Querétaro

Facultad de ingeniería

Automation Engineering

SCADA Hardware Framework based on Modular FPGA

THESIS

That as part of the requirements to obtain the degree of Bachelor in Automation Engineering

> **Present:** Luis Ernesto Fernández Rodríguez

Main Advisor: Dr. Juvenal Rodríguez Reséndiz

Committee Members

Dr. Juvenal Rodríguez Reséndiz President

Dr. Moisés Agustín Martínez Hernández Secretary

M.C. Carlos Miguel Torres Hernández Vocal

Dr. Edgar Alejandro Rivas Araiza Substitute

M.C. José Luis Avendaño Juárez Substitute

> Centro Universitario Querétaro, Qro. December, 2020











Declaration of Authorship

I, Luis Ernesto Fernández Rodríguez, declare that this thesis titled, "SCADA Hardware Framework based on Modular FPGA" and the work presented in it are my own. I confirm that:

- This work was done wholly or mainly while in candidature for a research degree at this University.
- Where any part of this thesis has previously been submitted for a degree or any other qualification at this University or any other institution, this has been clearly stated.
- Where I have consulted the published work of others, this is always clearly attributed.
- Where I have quoted from the work of others, the source is always given. With the exception of such quotations, this dissertation is entirely my own work.
- I have acknowledged all main sources of help.

INGENIERÍA EN AUTOMATIZACIÓN

• Where the thesis is based on work done by myself jointly with others, I have made clear exactly what was done by others and what I have contributed myself. jireccion

Luis Ernesto Fernández Rodríguez Querétaro, Qro. December, 2020

©2020 by Luis Ernesto Fernández Rodríguez All Rights Reserved







otecas

Dedication

I dedicate this thesis to my parents Arturo and Margarita.

I hope that this achievement will be proof of the dream you had for me all those years ago when you chose to give me the best education you could.

Acknowledgements

I would like to thank the following people who have helped me undertake this research:

My supervisors Dr. Juvenal Rodríguez Reséndiz and Dr. Moisés Agustín Martínez Hernández, for their enthusiasm for the project, for their support, encouragement and lots of patience. Thanks for the opportunity to start working on projects for the university.

The Autonomous University of Querétaro, for input throughout this Bachelor programme.

Professor José Luis Avendaño Juárez for his constant care since the moment he encouraged me to enter the faculty of engineering when I stumbled into the lab one day.

To my committee members for taking the time to read my thesis and their valuable comments that enriched my project.

To my dear "*kommilitone*", fellow class mates, and friends thanks to all of you the restless nights and long days at the lab where never dull even if we were always striving to surpass each other.

To my brother who offered my invaluable support on during the good and the bad moments of my life.

To my grand parents who gave me all their support and care but were not able to see the project all the way to the end.

And to my loving parents, who set me off on the road to this Bachelors degree and in the pursuit of a doctor's degree a long time ago.

To everyone involved and who accompanied me throughout this journey, I would like to express my deepest gratitude to all those who have been side by side with me, along the long, but also short hours.

SCADA Hardware Framework based on Modular FPGA

by

Luis Ernesto Fernández Rodríguez

Abstract

This project describes the hardware design of a Supervision, Control and Monitoring System, SCADA, implemented by means of a Field Programmable Gate Array, FPGA. Implementing an FPGA allows the end user to tailor the controller to the application, with capabilities such as parallel processing, reconfiguration, and deployment of hardware accelerators. In an industrial environment this entails a system that is more economical than the commercially available alternatives (PLCs, SCADAs and distributed control systems), up to 90 % considering the cost of developing the prototype, and with a flexible, adaptable architecture and higher performance. The proposed hardware consists of four parts, analog and digital input and output cards, communications, and a base board connected to the FPGA.

As presented on the results this project serves as proof of concept and a basis to continue development of the controller with the necessary improvements and corrections to improve signal integrity on the hardware. Its performance in response time is a testament of the improvements provided by the use of a FPGA along with the modularity that allows to port the FPGA in between prototypes saving the additional cost implicated on the device.

Keywords:

- ASIC: Application Specific Integrated Circuits are used to implement both analog and digital functionalities in high volume or high performance. ASICs require higher development costs in order to be designed and implemented and are not reprogrammable.
- **FPGA:** Field Programmable Gate Array is a semiconductor IC where a large majority of the electrical functionality can be changed even after the equipment has been shipped out in the 'field'.
- **HDL:** A Hardware Description Language is a programming language used to describe the behavior or structure of digital circuits (ICs). HDLs are also used to stimulate the circuit and check its response. Many HDLs are available, such as VHDL and Verilog.
- **IP Core:** An Intellectual Property Core is a block of logic or data that is used in making a FPGA or ASIC design. Essentially they are reusable and portable elements that can be inserted into any vendor technology or design methodology as soft cores, hard cores or firm cores to easily implement functionality.
- **PLC:** Stands for Programmable Logic Controller. They are industrial computers used to control different electro-mechanical processes in many automation environments.
- **RLC:** Reconfigurable Logic Controller are industrial Automation controllers based on FPGA technology.

- SCADA: Acronym for Supervisory Control and Data Acquisition is a system of software and hardware elements that allow industrial organizations to have complete control and overview of their productive processes.
- Soft Processor: A Soft Core Processor is a reusable hardware module in the form of synthesizable ingi HDL code. On FPGA devices soft cores are implemented using programmable logic resources, as opposed to hard cores baked into the silicon of the IC.

List of Figures

	1.1	Strengths of FPGAs	2
	1.2	Weaknesses of FPGAs	3
	1.3	Single-Chip PLC Development Platform (ARM Architecture)	3
	1.4	NI RIO platform	4
	3.1	General structure of an FPGA.	14
	3.2	Nios II core configuration.	16
	3.3	JTAG UART configuration.	16
	3.4	On-Chip memory configuration.	17
	3.5	System ID configuration.	17
	3.6	PLL configuration.	17
	4.1	System architecture centred on NIOS II soft-processor	21
	4.2	Interconnection base overview	22
	4.3	Digital I/O module architecture	23
	4.4	Analog I/O module architecture	23
	4.5	Communications module architecture	23
	4.6	Base board version 2 block diagram	24
	4.7	Motor control module boardarchitecture	25
	4.8	Adapter for new connector and EEPROMs	25
	4.9	Front panel interface block diagram	25
	4.10	Basic Configuration required for NIOS II processor	26
	4.11	Complete configuration of the NIOS II used for the project	27
	4.12	Header files for abstraction functions	28
	5.1	Assembly and functional validation tests	30
.05	5.2	Digital outputs test data	30
	5.3	Digital inputs test data	31
\sim	5.4	DAC test data	31
\sim	5.5	ADC test data	31
	5.6	Digital outputs test data	33
	5.7	Digital input test data	33
	5.8	DAC test data	34
	5.9	ADC test data	34
	5.10	Response time test data	35
	5.11	Stress test data frames	35
	5.12	Voltage spikes on the data lines	36
	A.1	Base Board Schematic Diagram	41

A.2 Expansion Bay Schematic Diagram	2
A.3 HMI Add-on Schematic Diagram	2
A.4 Communication Module Schematic Diagram	3
A.5 Digital I/O Module Schematic Diagram	4
A.5 Digital I/O Module Schematic Diagram	5
A.6 Analog I/O Module Schematic Diagram	5
A.7 Power Delivery Module Schematic Diagram	6
A.8 Base Board Schematic Diagram	7
A.8 Base Board Schematic Diagram	8
A.9 Expansion Bay Schematic Diagram 4	8
A.9 Expansion Bay Schematic Diagram 4	9
A.10 Front Panel Schematic Diagram	0
A.10 Front Panel Schematic Diagram	1
A.11 EEPROM Adapter Schematic Diagram	1
A.12 Motor Controller Module Schematic Diagram	2
A.13 4 Phase Inverter Schematic Diagram	2
	2
B.1 Interconnection Base Board PCB	3
B.2 Communication Module PCB	4
B.3 Digital I/O Module PCB	4 5
B.4 Analog I/O Module PCB	5 5
B.5 Power derivery module PCB	5 6
B.6 Interconnection Base Board PCB	07
D./ FIOII Pallel PCD	ן ד
B.8 EEPROM Adapter PCB	0
	0
C.1 Platform Designer Configuration	9
	_

INGENIERÍA EN AUTOMATIZACIÓN

List of Tables

2.1 2.2	Previous works at the university.	7 9
3.1 3.2	FPGA innovation features. 1 Advantages of FPGAs over ASICs. 1	4
E.1	Financial estimate.	7
	General	
Oire		

	0	Coi	ntents	Ó	
			25		
	Ab	ostrac	let	VI	I
	Lis	st of l	Figures	Х	K
	Lie	st of '	Tables	v	i
	1.716	5001	Tables	A.	•
	1	Intr	roduction	1	1
		1.1	Justification and Motivation	2	2
		1.2	Problem Statement and Context	3	3
		1.3	Hypothesis	4	+ _
		1.4) =
			1.4.1 General Objective) -
		15	Thesis Output) =
		1.5)
	2	Lite	erature Review	7	7
		2.1	Previous Works at UAQ	7	7
		2.2	Main References in Literature	· · · · 9)
	3	The	eoretical Framework	11	
	v	3.1	Overview of a SCADA	11	1
		3.2	Characteristics of a SCADA System		
		3.3	Benefits and Requirements of a SCADA	12	2
		3.4	Hardware Components	13	3
	(3.5	Reconfigurable Computing	13	3
(>	3.6	FPGA	14	1
	0	3.7	Embedded IP	15	5
			3.7.1 Nios II processor	16	5
)			3.7.2 JTAG UART	16	5
			3.7.3 On-Chip Memory	17	7
			3.7.4 System-ID	17	7
			3.7.5 Clock Source and PLL	17	7
	1	Mot	thods	10	
	-	<u>1</u> 1	Specification	10	, ,
		7.1	4.1.1 Software	10	, J
			4.1.2 Hardware and Equipment	10	, ,
		42	Design	20	,)
		1.4	Design	20	1

	4.3	4.2.1 4.2.2 Implem 4.3.1 4.3.2 4.3.3 4.3.4	Architecture		20 21 22 22 24 26 26
5	Resi	ults			29
e	5.1	Functio	onal Validation		29
		5.1.1	Modules Communication Data Frames		30
		5.1.2	NIOS II and Peripheral controller Test		32
	5.2	Perform	nance Verification		34
		5.2.1	Response Time		34
	5 2	5.2.2	Stress Tests		35
	5.3 5.4	Results Euturo	S Analysis	• • • •	30 27
	5.4	Future	WOIKS		57
6	Con	clusions			39
Δ	Circ	uit Diaa			41
		1111 1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/			4
	A.1	First Pr	rototype		41 41
	A.1 A.2	First Pr Second	rototype		41 47
	A.1 A.2	First Pr Second	rototype	 	41 41 47
В	A.1 A.2 PCB	First Pr Second B Design	rototype		41 41 47 53
В	A.1 A.2 PCB B.1 B 2	First Pr Second B Design First Pr	rototype	 	41 41 47 53 53 53
В	A.1 A.2 PCB B.1 B.2	First Pr Second B Design First Pr Second	rototype	· · · · ·	41 47 53 53 56
B	A.1 A.2 PCB B.1 B.2 Plat	First Pr Second B Design First Pr Second form De	rototype	· · · · ·	41 41 47 53 53 56 59
B	A.1 A.2 PCB B.1 B.2 Platt C.1	First Pr Second B Design First Pr Second form De HDL to	rototype	· · · · · ·	41 41 47 53 53 56 59 60
B	A.1 A.2 PCB B.1 B.2 Plat C.1 C.2	First Pr Second B Design First Pr Second form De HDL to Examp	rototype	· · · · · ·	41 41 47 53 53 56 59 60 61
B C D	A.1 A.2 PCB B.1 B.2 Plat C.1 C.2 ATn	First Pr Second B Design First Pr Second form De HDL to Examp nega 328	rototype	· · · · · ·	 41 41 47 53 53 56 59 60 61 63
B C D	A.1 A.2 PCB B.1 B.2 Plat: C.1 C.2 ATn D.1	First Pr Second B Design First Pr Second form De HDL to Examp nega 328 Digital	rototype	· · · · · ·	 41 41 47 53 53 56 59 60 61 63 63
B C D	A.1 A.2 PCB B.1 B.2 Plat C.1 C.2 ATn D.1 D.2	First Pr Second B Design First Pr Second form De HDL to Examp nega 328 Digital DAC To	rototype	· · · · · ·	 41 41 47 53 53 56 59 60 61 63 63 65
B C D	A.1 A.2 PCB B.1 B.2 Plat: C.1 C.2 ATn D.1 D.2 D.3	First Pr Second B Design First Pr Second form De HDL to Examp nega 328 Digital DAC To ADC T	rototype		 41 41 47 53 53 56 59 60 61 63 63 65 66
B C D	A.1 A.2 PCB B.1 B.2 Plat C.1 C.2 ATn D.1 D.2 D.3 Fire	First Pr Second B Design First Pr Second form De HDL to Examp nega 328 Digital DAC To ADC To	rototype	· · · · · ·	 41 41 47 53 53 56 59 60 61 63 63 65 66 67
B C D	A.1 A.2 PCB B.1 B.2 Plat C.1 C.2 ATn D.1 D.2 D.3 Fina	First Pr Second B Design First Pr Second form De HDL to Examp nega 328 Digital DAC To ADC T mcial St	rototype	· · · · · ·	41 41 47 53 53 56 59 60 61 63 63 65 66 67

Chapter 1

INGENIERÍA EN AUTOMATIZACIÓN

Introduction

When it comes to machine control, engineers today have more technology choices than ever: programmable logic controllers (PLCs), motion controllers, programmable automation controllers (PACs), industrial PCs, and even embedded solutions like field-programmable gate arrays (FPGAs). Before you swim through the alphabet soup to make a decision, you have to know where to start. As every controller's architecture is specifically designed with a certain application scenario in mind and continuously advance and innovate into new and more powerful solutions.

3025

For decades, automation depended on electromechanical relays as the primary control fabric. Relays were basically designed to turn things off and on. As a result, even control of a simple task required nested layers of relays: one relay to turn the equipment on and off and a second relay to turn the power off and on to that first relay. Each had to be wired independently. Except for the most simple designs, systems quickly became expensive, complex, and power-hungry, as well as consuming a significant amount of space for the cabinet alone. Even worse, those walls of relays offered little flexibility. Making changes to the function or operating parameters of the machine typically required wholesale changes to the hardware, which was expensive, time-consuming, and difficult.

As time moved on relay based technology was eventually replaced by the programmable logic controller (PLC) as a more flexible, robust, and compact alternative. The PLC is a ruggedized control device consisting of a microprocessor and memory, along with select peripherals. Initial devices were programmed using ladder logic, to make them user-friendly to electricians accustomed to relays. More recently, in keeping with the EIC 61131 standard, they can be programmed with a variety of other languages, including structured text and function block.

PLCs are good at tasks like counting and timing, and managing I/O. However more computationally demanding applications are not properly fulfilled or accomplished with such devices. Alternatives to solve this problem like distributed control systems (DCSs), which offload certain process-control functionality to dedicated subsystems, and PC based solutions, like SCADA systems which use a collection of hardware and software tools to provide higher capabilities in terms of control and monitoring. Effective SCADA systems can result in significant savings of time and money. Numerous case studies have been published highlighting the benefits and savings of using a modern SCADA software solutions.

As new alternatives lately, embedded control systems have emerged. Devices that leverage field programmable gate arrays (FPGAs) to customize performance using hardware rather than software in order to satisfy unusual requirements that can't be satisfied by conventional control solutions. FPGAs provide a more accessible solution than the more expensive and difficult-to-develop application-specific integrated circuit (ASIC). The approach can be used to address one-off, high-performance projects that can't be addressed with a conventional solutions. Alternatively, FPGAs can be used to offload tasks like control logic and I/O triggering in highly complex systems, freeing CPU cycles to handle more complex tasks. Industrial

CHAPTER 1. INTRODUCTION

automation systems are in the advent of embedded single chip solutions with the capability to satisfy today's requirements and through reconfiguration provided by the use of FPGAs, those of problems to come.

1.1 Justification and Motivation

Automation systems have become very complex to achieve better performance, faster turnaround times, reduce waste, and downtime. Current equipment requires various functionalities, such as predictive maintenance, intelligent fault handling, fast response times or custom control algorithms, in addition to logical or process control.

This functionality is difficult to implement in traditional PLC-based architectures. Machines now a days need a combination of embedded systems and PLCs to deliver the expected functionality and performance.

Recently, the flexibility and benefits of FPGA technology have been demonstrated to carry out Reconfigurable Logic Controllers (RLCs) to implement parallel control strategies naturally. The implementation of SCADA and PLC systems according to the standard EIC 61131-3 [3] in FPGAs as demonstrated in works [17] and [5] allows to obtain shorter response times as well as to perform multiple tasks in parallel.

PLCs and SCADA hardware are widely used in the industrial market. This coupled with the need to continually improve your processes makes the deployment of reconfigurable hardware solutions an ideal alternative. Implementing controllers with FPGAs has advantages such as:

- **Parallel data processing:** (such as multiple PID loops, multiple simultaneous analog-to-digital conversion channels or multiple processors as demonstrated in [9] with its multi-core PLC system).
- They are **deterministic systems** with high response speeds. (as shown in [14] with its remote terminal unit).
- **Signal processing:** (including digital filtering, demodulation, detection algorithms, frequency domain processing, image processing, or control algorithms).
- Controller **reconfiguration** according to the needs of the application (implementation of hardware accelerators)

These are all factors that make reconfigurable logic implementation a viable and highly competitive alternative.

With any significant benefit, there is often a corresponding drawback. In the case of FPGAs, the following are generally the main disadvantages of these kind of solutions.

Figure 1.2: Weaknesses of FPGAs

- **Complex calculations** performed infrequently: if most of the implemented algorithms need to make computations less than 1 % of the time, logical resources are still allocated for each particular function even if they are kept idle.
- **Sort/Find:** These are processes of a sequential nature. There are algorithms that try to reduce the amount of computation involved, but in general, this is a sequential process that does not lend itself easily to the efficient use of parallel logical resources.
- Floating point arithmetic: The basic arithmetic elements within an FPGA are fixed point binary elements. In some cases, floating point calculations can be achieved, but will consume a lot of logical resources. There are certain exceptions, the floating point DSP blocks built into some FPGAs like the Aria Series from Altera.
- Very low power: some FPGAs have low power modes (hibernate and/or suspend) to help reduce current consumption. However, if power consumption is critical, generally a better option are low-power architecture microprocessors or microcontrollers.
- Very low cost: While FPGA costs have dropped dramatically in the past decade, they are generally more expensive than sequential processors.

1.2 Problem Statement and Context

Industrial automation consists of governing the activity and evolution of processes without the continuous intervention of a human operator. In recent years, systems called SCADA has been developed, through which the different variables that occur in a process or plant can be supervised and controlled. For this, various peripherals, application software, remote units, PLCs, communication systems, etc. must be used, which allow the operator to have full access to the process through a computer screen.

Figure 1.3: Single-Chip PLC Development Platform (ARM Architecture)

CHAPTER 1. INTRODUCTION

The programmable logic control systems employed range from small compact PLCs to high-end PLCs that can control thousands of nodes, their architecture must be scalable and flexible to accommodate size and performance requirements together. In order to implement hardware platforms with these characteristics and that allow the end user to adapt the controller according to the application, it is required to combine a high-performance application processor with a programmable logical network, such as those found in modern FPGAs, for customization and implementation of purpose specific hardware.

Although FPGAs are often used embedded in industrial automation control products, they do not provide access to the full functionality of the FPGA. There are products available in the market as the CompactRIO from National Instruments, controllers with a processor and FPGA, programmable by the user through the LabVIEW software suite and through modules provide connectivity and special functions. The CompactRIO architecture is made up of three main parts:

- The embedded real-time controller.
- The interconnect base containing the FPGA and communication peripherals.
- Interchangeable I/O modules.

NI RIO technology reduces the complexity of embedded hardware and of low-level and Hardware Description Languages (HDL) to provide easy, yet powerful, access to FPGAs. However, the system is closed architecture and prevents the end user from directly accessing the FPGA without using LabVIEW or developing their own expansion modules.

Hence the relevance of research and development of open architecture hardware for the implementation of SCADA systems. In this way the objective of the product resulting from the research is that it can be continued by other researchers and in the future develop a low-cost alternative commercial system open to the user.

1.3 Hypothesis

A SCADA type hardware system based on reconfigurable logic is capable of generating high performance tasks in scalable environments, while reducing the cost with respect to similar commercial architectures (PLCs, SCADAs and Distributed Control Systems), up to a 90% considering the cost of development of the prototype.

1.4 Objectives

1.4.1 General Objective

Develop a modular monitoring, control and data acquisition system (SCADA) using a reconfigurable logic device as the main controller, so that MSMEs have access to cutting-edge technology.

1.4.2 Specific Objectives

- Develop hardware modules for system expansion (communications, digital and analog inputs and outputs)
- Design the main controller, its architecture and interface with the modules, using a reconfigurable FPGA logic system with the focus on modularity and reconfiguration.
- Manufacture a functional prototype of the system, as well as its documentation for future development of expansion modules or further developments.
- Document of design guidelines for expansion modules.
- Validation of the correct operation of the hardware in an applied environment.

1.5 Thesis Overview

The present thesis is structured in the following manner.

- Chapter 2 details through references to researchers and authors the theoretical bases and past projects related to this work.
- Chapter 3 exposes the theoretical framework of the different aspects approached by the project.
- Chapter 4 describes a methodology that starts from the architecture and hardware design and continues onward with its execution on two hardware prototypes and implementation on digital devices. The main IP blocks and processor to be loaded into the FPGA are also illustrated.
- Chapter 5 and ?? present and analyze the results obtained.
- Chapter 6 establishes the conclusions of the project and if the objectives and hypotheses were achieved and verified along with future works and lines of research to develop.

CHAPTER 1. INTRODUCTION

Dirección General de Bibliotecas UNO

Chapter 2

Literature Review

The literature review of this work has been built with a examination of the literature of different national and international authors that have had the most influence on this work and their contents are briefly described.

C?

2.1 Previous Works at UAQ

As a part of the faculty of engineering at the Autonomous University of Querétaro the present and previous works of all alumni follow the tenet *el ingenio para crear no para destruir* which drives the academic personnel towards the continuous advancement of technology and works of knowledge at the university. The table 2.1 presents previous works developed at the university as a precedent to the proposed hardware system.

	Year	Author	Title	Description
Γ	2007	R. Osornio Ríos	Diseño de sistema de control	This project shows the relevance that programmable
			para CNC de alta velocidad	logic has for high speed CNC controllers. Pro-
				grammable logical devices, such as FPGA, have ad-
				vantages over microprocessors and DSPs; this is be-
				cause their open architecture that allows the designer
				to specify the particular structure which is best for the
)		application. The contribution of this work are: de-
	C			velopment of a control law and generator of polyno-
				mial profiles based on a FPGA applied to a high-speed
)			CNC milling machine. As results demonstrate, recon-
				figurable logic is the most appropriate platform for
				developing high-speed digital controllers; it is prefer-
				able to other technologies available. [11].

 Table 2.1: Previous works at the university.

CHAPTER 2. LITERATURE REVIEW

2008	R. Santos Cruz	Diseño e implementación de teclado industrial aplicado a una máquina de inyección de plástico	This work presents the design and implementation of a communication protocol for a non-array indus- trial keyboard through its design in hardware. Due to the demand of automation equipment, local MSMEs (Micro Small and Medium companies) invest great amounts of money acquiring foreign machinery and devices. As effect, this investigation proposes a low cost digital module of programmable communication to be installed in an injection moulding machine. The advantage that the prototype offers is the use of a digi- tal structure that allows simultaneous interaction with other keyboards. The implementation of this proto- type was made using a Spartan 3 FPGA card, an in- terface and the keyboard by itself. [13].	
2011	B Muñoz Barrón	Controlador modular y ra	Plastic injection molding is a complex process that in	
2011	D. Mulloz Dalloli	configurable para máquina	volves many variables and several discrete input/out-	
		de invección de plástico	put events, which represent a big computational load	
		basado en FPGA	for the controller. Another problem is that com-	
			mercially available controllers are close architecture,	
			which conditions performance and efficiency. A	
			way to solve the computational-intensive problem	
			programmable gate array (FPGA) to implement a	
			PLC (Programmable Logic Controller). This work	
			presents a FPGA-based PLC, fuzzy controllers, and	
		s 0.	a microprocessor network to control a plastic injec-	
			tion molding machine. The system was developed	
			on a modular way and includes several control mod-	
			events control, as well as communication modules.	
			The result obtained showed the efficiency of the sys-	
			tem to perform the injection process. The system de-	
			veloped is an excellent option for small and medium	
			enterprises (MSMEs) dedicated to the plastic indus-	
2012			try. [10].	
2013	J. Sanchez Gomez	Desarrollo de compilador	The need of more sophisticated tools has recently in-	
		de controladores lógicos	and meet customer demand. These tools are gener-	
		programables para aplica-	ally fully integrated systems (Hardware and Software)	
	25	ciones industriales	which allow the implementation of more comprehen-	
			sive processes. Integrated FPGA based developments	1
			(Field Programmable Gate Array) to these systems	
			have greatly improved, due to their advantages, repro-	
~			lelism. Due to this the present work shows the devel	
			opment of a compiler for a programmable logic con-	
			troller (PLC) based on an FPGA, which will make the	
			programming of the PLC faster and easier. In addition	
			to the development of a GUI that will enable the use	1
			of ladder diagrams. Both the compiler and the GUI	1
			are based on structured and modular programming,	
			making it upgradeable, scalable and portable. [12].	

2.2. MAIN REFERENCES IN LITERATURE

2.2 Main References in Literature

Industrial automation is one of the most important aspects of the digitization of production processes in industry. Thanks to automation systems and solutions, companies can control all their activity and manage the evolution of all processes without the continuous intervention of an engineer. SCADA technology allows exhaustive control of all devices in real time and also creates alarms and warnings and combines inputs and outputs within the same system as necessary without the need to migrate to another technology.

Given the rapid advance in the industry, areas for improvement are constantly being sought in automation systems and solutions. The table 2.2 below deals with some of the main references in literature on the development of industrial control systems related to the proposed hardware.

	Year	Author	Title	Description
	2006	A.Mililk	High Level Synthesis- Reconfigurable Hard- ware Implementation of Programmable Logic Controller	Implementation of a PLC (Hardware and Software) with the use of reconfigurable logic devices (based on FP- GAs). Different architectures and the synthesis process of the control algorithm given in LAD are presented. The logical requirements of the controller and its performance are also compared against standard industrial solutions [8].
	2006	C. Silva, C. Quintáns, J. Lago, E. Mandado	An Integrated System for Logic Controller Implemen- tation Using FPGAs	An integrated system for the implementation of a logical controller using FPGA is presented. The hardware, in addition to performing typical automation tasks, contributes to obtaining additional features such as simulation and monitoring [15].
. (2007	C. Silva, C. Quintáns, M. Castro, E. Mandado	Methodology to Implement Logic Controllers with both Reconfigurable and Programmable Hardware	A hardware and software platform is described that al- lows the implementation of logic controllers with PLC (programmable logic controllers) and RLC (reconfig- urable logic controllers). The software assists in the de- velopment of logic controllers by translating into instruc- tion lists or hardware description language (HDL) codes. The hardware used consists of a commercial Simatic S7 and specific reconfigurable hardware consisting of a main board, which combines a Cyclone FPGA and a USB con- troller, and a set of analog and digital I/O boards. This hardware, in addition to performing typical automation tasks, contributes to additional features such as simula- tion and monitoring [16].
	2010	S. Shirali, S. Ensafi, M. Naseri	RTU Hardware Design for SCADA Systems Using FPGA	This work presents a new hardware design for an RTU (remote terminal unit) that performs basic functions. This method has completely parallel computing that increases the speed of tasks, RTU without delay. By not using a processor, the risk of system crash is eliminated and RTU reliability is improved. The design consists of four main modules that include analog input, digital input, communication interface, and digital output. Being made with FPGA, there is a wide possibility of various reconfigurations so that you can generate adequate I/O using the correct number of these modules and have a suitable RTU [14].

Table 2.2: I	Previous	related	works.
--------------	----------	---------	--------

CHAPTER 2. LITERATURE REVIEW

2013	R. Czerwinski, M. Chmiel, W. Wygrabek	FPGA Implementation of Programmable Logic Con- troller Compliant with EN 61131-3	The document discusses the process of designing a sim- ple programmable logic controller. The development of a PLC is presented, which is compatible with the EN 61131-3 standard. This part of the standard refers to pro- gramming languages. However, the PLC instructions are directly related to the hardware structure of the PLC. The instruction set, coding, and some elements of the design are presented (the translation of the instruction list to a hardware design implemented in an FPGA device) [6].
2014	D. Lee, E. Kim, J. Yoo	FBD to Verilog 2.0: An automatic translation of FBD into Verilog to develop FPGA	The paper proposes an automatic translation from FBD (Function Block Diagram: A PLC Software Program- ming Language) to HDL (Hardware Description Lan- guage). Implementing a machine translation tool, "FBD to Verilog 2.0", which helps software engineers design FPGA-based systems with their experience and knowl- edge. The case study using a prototype version of an FPGA-based control system showing that "FBD to Ver- ilog 2.0" reasonably translates FBD programs for PLC to HDL [7].
2015	M. Chmiel, J. Kulisz, R. Czerwinski, A. Krzyzyk	An IEC 61131-3-based PLC implemented by means of an FPGA	The document discusses the design process of a pro- grammable logic controller implemented by means of an FPGA device. The PLC implements at the machine lan- guage level a subset of the instruction set defined in the EN 61131-3 standard. Different aspects of the instruc- tion list and the design of the hardware architecture are presented. All operations are fully implemented in hard- ware, so the solution is fast. The developed PLC is imple- mented using an FPGA device with the option of easily porting to an ASIC [5].
2015	M. Aamir, J. Poncela, M. Aslam, B. Chowdhry	Hardware Implementation and Testing of Reconfig- urable RTU for Wireless SCADA	This document presents the implementation and testing of a remote terminal unit (RTU) design to control and monitor the industries of the oil and gas, water and en- ergy sector. This particular implementation is based on a field programmable gate array (FPGA) that con- fers reliability and reconfigurability properties to the de- sign. This results in a more powerful and optimized solu- tion for executing monitoring data and control wirelessly. The features of the developed RTU are also compared to commercially available hardware considering its cost effectiveness.[4].
2018	A.Milik	Multiple-Core PLC CPU Implementation and Pro- gramming	The document presents a complete approach to multi- threading of a control program in accordance with the IEC 61131-3 standard. The program is assigned to a multi-core CPU unit. The CPU consists of multiple in- dependent bit and word CPUs. The computational syn- chronization mechanism is based on memory cells with semaphore access, which allow synchronization at the hardware level. The document presents in detail the ar- chitecture, the results of the implementation and the per- formance achieved. Likewise, a compiler is developed that translates the standard programming languages into an executable form with multiple threads [9].

Chapter 3

Theoretical Framework

3.1 Overview of a SCADA

According to Rodríguez [19], SCADA systems allow the management, data collection and control of any local or remote system thanks to a graphical interface that communicates the user with the system and allows him to make decisions about the operations to be carried out.

jecas

A SCADA system is a set of software applications, designed for production control, and hardware designed to act as an interface with instruments and actuators and a high-level graphical interface for the operator.

The system allows communication with field devices (programmable robots, data acquisition systems, etc.) to control the process automatically from the user interface, which is configurable and can be easily modified. In addition, it provides access to all the information generated by the process variables.

The programmable controllers and remote units used operate in accordance with the specification IEC-61131, developed by the International Electrotechnical Commission (IEC). This standard details the guidelines for the execution of the operating system, the data definitions, the programming languages and the set of instructions. For its implementation, current systems use microcontrollers, microprocessors or even computers for the implementation of control and supervision algorithms.

3.2 Characteristics of a SCADA System

Bailey and Wright [1] mention that a SCADA involves the collection of information and the transfer of data to the central site, carrying out the necessary analysis and control, and then displaying the information on a series of operator screens and in this way allow interaction, when the required control actions are transported back to the process.

According to Gómez *et al.* [20], SCADAs offer a tool that sets them apart from other industrial control systems: that of supervision. The control part is implemented by the hardware and instruments (PLC, logic controllers, etc.) applied on the plant. However, the responsibility of directing or correcting the actions that take place rests with the process supervisor; decision-making is in the hands of the operator.

This distinctly differentiates SCADA from classic automation systems, in which the control variables are distributed over the electronic plant controllers. This makes variations in the process very difficult, since once implemented, these systems do not allow optimal control in real time.

According to Gómez et al. [20], the main characteristics of a SCADA are the following:

• Acquisition and storage of data to collect, process and store the information received in a continuous and reliable way.

CHAPTER 3. THEORETICAL FRAMEWORK

- Graphical and animated representation of process variables and their monitoring by means of alarms
- Execute control actions to modify the evolution of the process, acting either on the basic autonomous regulators (setpoints, alarms, menus, etc.) or directly on the process through the connected outputs.
- Open and flexible architecture with capacity for expansion and adaptation.
- Connectivity with other applications and databases, local or distributed in communication networks.
- Supervision, to observe from a monitor the evolution of the control variables.
- Transmission of information with field devices and other PCs.
- Database, data management with low access times.

INGENIERÍA EN AUTOMATIZACIÓN

12

- Presentation, graphical representation of the data. Operator interface or HMI.
- Exploitation of the data acquired for quality management, statistical control, production management and administrative and financial management.
- Alert the operator about changes detected in the plant, both those that are not considered normal (alarms) and those that occur in their daily operation (events). These changes are stored in the system for further analysis.

3.3 Benefits and Requirements of a SCADA

The SCADA package comprises a series of functions and utilities aimed at establishing the clearest possible communication between the process and the operator. According to Cerrada [2], the benefits and requirements offered by a SCADA system are as follows:

Benefits of SCADA systems

- Possibility of creating alarm panels to recognize downtime or an alarm situation, with incident log.
- Generation of historical data of the monitored variables of the plant.
- Creation of reports, notices and documentation in general.
- Execution of programs that modify the control law on the automaton (under certain conditions).
- Possibility of numerical programming, which allows high-resolution arithmetic calculations to be carried out on the computer's CPU and not on that of the automaton.

Requirements for SCADA systems

- They must be open architecture systems, capable of growing or adapting according to the changing needs of the company.
- They must communicate completely easily and transparently for the user with the plant team.
- Programs should be easy to install and use, with user-friendly interfaces.

3.4. HARDWARE COMPONENTS

3.4 Hardware Components

For Gómez *et al.* [20], a SCADA system needs certain inherent hardware components in its system to be able to process and manage the captured information, these are described below.

• Central Computer or MTU (*Master Terminal Unit*): This is the main computer of the system, which monitors and collects the information from the rest of the substations connected to the field instruments. This computer is usually a computer that supports the HMI interface. The simplest SCADA system is made up of a single ordinate that supervises the entire station.

The main functions of the MTU are as follows:

- Periodically interrogates the RTUs and transmits instructions to them; usually following a master-slave scheme.
- Acts as an operator interface, including displaying variable information in real time, managing alarms, and collecting and displaying historical information.
- You can run specialized software that performs specific functions associated with the process supervised by SCADA.
- **Remote Computers or RTU** (*Remote Terminal Unit*): These computers are located at the strategic nodes of the system, managing and controlling the substations; they receive the signals from the field sensors and command the final control elements by running the SCADA application software. Currently, programmable logic controllers (PLCs) are used with the ability to function as RTUs thanks to a higher level of integration and CPU with greater computing power.
- **Communication network:** This is the level that manages the information that the field instruments send to the computer network from the system. SCADA is found on standard formats such as RS-232, RS-422 and RS-485 from which, and through a TCP/IP protocol, the system can be connected to the existing network.
- **Field Instruments:** They are all those that allow both automation or control of the system (PLC, industrial process controllers and actuators in general) and those that are responsible for capturing system information (sensors and alarms).

5 Reconfigurable Computing

The reconfigurable computation consists of the use of hardware that can be adapted at a logical level to solve specific problems. It is based on two basic ideas: the first is that the architecture adapts to the algorithm to be implemented and not vice versa; the second is that it provides hardware support only to the algorithmic functions currently active.

High density programmable devices based on LUTs technology are used in most of today's reconfigurable computing applications, such devices are Field Programmable Gate Arrays (FPGAs) and Complex Programmable Logic Devices (CPLDs). In theory, it is possible to make changes to the architecture design, even when the system is already installed and working. Another way to implement it is through processors that can be modified to include new functions and instructions designed to solve a particular problem. Reconfigurable logic can be used to implement functional units within the processor, co-processors, processing units, other processors, or a separate external unit.

CHAPTER 3. THEORETICAL FRAMEWORK

3.6 FPGA

An FPGA is a general-purpose programmable multi-level device that integrates a large number of such logical devices on one chip. The size and speed of FPGAs are comparable to Application Specific Integrated Circuits (ASICs), but FPGAs are more flexible and have a shorter design cycle [18].

In technical terms, the FPGA is an array of programmable logic blocks placed in a programmable interconnect structure; In addition, it is possible to determine the functionality of the logical blocks, the interconnections between blocks and the connections between outputs and inputs. An FPGA is programmable at the hardware level, so it provides the benefits of a general-purpose processor and specialized circuit.

Figure 3.1: General structure of an FPGA.

The basic elements that make up an FPGA are shown in Figure 3.1 and are as follows:

- Logical blocks, whose structure and content is called architecture, in which we find a great variety, mainly in complexity, ranging from a simple gate to more complicated PLD-like structures.
- Interconnection resources, whose constitution and content is called routing structure.
- RAM memory that is loaded during the RESET to configure blocks and connect them.
- I/O Cells that allow the to connect to external interfaces.

A Programmable Logic Device (PLD) is a general-purpose device capable of integrating the logic of tens or hundreds of packets. It is programmed by the user using inexpensive programming hardware; however they are limited by their power consumption and delays. However, this allows a machine to be configured according to the needs that arise in an application, while allowing the feature to be reused at any time. These benefits have made FPGAs popular [21].

Development with FPGAs directs applications in new ways by presenting certain characteristics that are described in Table 3.1.

Feature	Description	
Instant implementation.	Because in-memory wiring is usually short, designs can, in effect	ct, be
	implemented "instantaneously." This is a distinction from the	con-
	ventional VLSI design, where it takes several weeks from it to	man-
	ufacturing.	

Table 3.1: FPGA innovation features.

INGENIERÍA EN AUTOMATIZACIÓN 3.7. EMBEDDED IP

Dynamic Reconfiguration	With some architectures, part of the FPGA can be configured at run-
	time.
Design Safety	The configuration of an FPGA disappears when the chip is turned off.
	There is a range of applications where this additional level of design
	security is important; however, there is another family of FPGAs
	where the configuration can be programmed only once remaining
	fixed.

The main advantages of FPGAs compared to other devices for the design of digital systems are shown in Table 3.2.

Advantage	Description
Low Tooling Costs	For each design implemented in an ASIC, the cost of each one is
	around thousands of dollars, which must be amortized over the total
	number of units manufactured. The more units that are built, the
	impact of the development cost is reduced. FPGAs do not require
	this process, so they are excellent for relatively small volumes (1,000
	to 10,000 units).
Rapid development	The ASICs manufacturing process takes several weeks from the
	completion of the design to the release of the developed parts. An
	FPGA can be programmed in minutes by the user. Similarly in an
	FPGA a modification to correct the design can be done quickly and
	cheaply. Immediate development, in turn, makes the appearance of
	new products faster and reduces the time for sale.
Effective design verification	Due to non-recurring engineering costs and manufacturing delays,
	ASIC users must verify their designs by extensive simulation prior
	to manufacturing. To test the functionality of the design in a system,
	it must be simulated over long periods of time. FPGAs reduce these
	problems since they can perform a check on the circuit. Designers
•.O*	can house the design and use functional parts as a prototype.
Low cost of testing	All integrated circuits must be tested to verify correct manufacture.
$c \Theta$	The test is different for each design. Those implemented in an ASIC
	incur associated costs. Manufacturers programs verify that each
\mathcal{O}	FPGA can work for any possible design that is implemented in it.
	Users only need specific tests for their scheduled architectures.

Table 3.2:	Advantages	of FPGAs	over ASICs
------------	------------	----------	------------

3.7 Embedded IP

Altera's Nios II processor is the most widely used processor in the FPGA industry, since provides a great flexibility and supports RTOS. It is an Altera's 32 bit proprietary architecture, whose modules are interfaced through the Avalon bus. These modules can be from interval timers to RAM controllers. To implement the Nios II processor, Quartus provides a tool called Platform designer, wich allows us to define and customize all modules of the embedded system.

The basic modules that comprise our system are listed below:

- Nios II processor
- On-Chip Memory
- JTAG UART
- System-ID
- Clock Source and PLL

3.7.1 Nios II processor

Designer can choose among three options when selecting the processor, depending on the hardware resources he wants to use. Obviously, the more resources used, the processor provides higher performance. The three options are: economy core, standard core and fast core. The economy core uses only 600 logic elements and two M9Ks. This is the simplest core, whereas standard and fast cores are absolutely deterministic, jitter free real-time performance with unique hardware real-time features. Economy core would be enough for this application, but the fast core was used since the FPGA provides enough resources.

Figure 3.2: Nios II core configuration.

This processor has a RISC architecture of 32 bits, using between 1'400 and 1'800 logic elements. Besides, it works at 50 MHz, which is enough for this application (in fact the frequency of work is tuneable, but it was not needed to change it). Both the reset vector and the exception vector are located on the On-Chip memory.

3.7.2 JTAG UART

This is the controller needed to program the processor form the user's PC.

Alter (Aspen) (Sec. April 2 (Sec.	taling manging hangi kapa hadala (n 1996) tali fambi hangi hangi kapa hadala (n 1996) si fambi hangi hangi kapa hadala (n 1996) Element ang ngangara hala ni kamata) tali pendugi (n 1996) tali pendugi

Figure 3.3: JTAG UART configuration.

3.7.3 On-Chip Memory

On-Chip memory with data width of 32 bits and a total size of 20'480 bytes was implemented. This is the RAM used by the processor and where the program is stored.

Figure 3.4: On-Chip memory configuration.

3.7.4 System-ID

The system ID core with Avalon interface is a simple read-only device that provides Platform Designer systems with a unique identifier. Nios II processor systems use the system ID core to verify that an executable program was compiled targeting the actual hardware image configured in the target FPGA.

Figure 3.5: System ID configuration.

3.7.5 Clock Source and PLL

The PLL core provides access to the dedicated on-chip PLL circuitry in the Intel Stratix and Cyclone series FPGAs. The core takes a system clock as its input and generates PLL output clocks locked to the input.

(Nagéale)	weers dashing	County Of Servery Servery Street Serverille server	
apair -	Center (peor) State	The second s	
11000	TALMAN	PROD 1011	
100	Saferma Coli Propert	VT sile a Men	
11 00 1122	Cawalities Rocks	(\$447) ····	
Talk	Completenter autors	uer .	
	District description	and an average of the second se	
	Delast Chuke		
	Autor O'Chite	L v.	
	T (OR) BO		
	Describesation	45.8 Pe	
	ACLAIMMENT(2)	Los manage ser-a	
	Plant (bill selle-	14	
	mailth.	3 B	
	Joint Tree 945	Des a	
	ISN DOM:	1	
	Coor		
	-10/27/010		

Figure 3.6: PLL configuration.

CHAPTER 3. THEORETICAL FRAMEWORK

Direction General de Bibliotecas UN

Chapter 4

Methods

This chapter documents the description and implementation of the SCADA hardware platform developed. The explanation of the system architecture and design is addressed to later analyze each of the modules and interface IP for the NIOS II processor. A list of the software and hardware resources necessary for its implementation is also added.

3025

4.1 Specification

The research tests will be carried out in the facilities of the Autonomous University of Querétaro in the Mechatronics Laboratory in a first phase and will subsequently be carried out in the field to verify the capabilities of the system. Below are the software, instruments and equipment that are required for system implementation.

4.1.1 Software

- Autodesk Eagle Student Software 9.6.2
- Software Suite Quartus Prime Lite 18.1
- NI LabVIEW Student Edition Software Suite 2019

4.1.2 Hardware and Equipment

- Soldering iron station and material (Weller WES-51)
- Personal computer (DELL G5-5587 Intel i7-8750H, 32GB, Nvidia 1050ti)
- Measuring devices
 - Oscilloscope
 - Multimeter
 - Signal Generator
 - Logic Analyzer
- Electronic devices

CHAPTER 4. METHODS

- DE10-Nano FPGA Cyclone V Development Board
- Electronic components (check materials used on Appendix E)

4.2 Design

The scope development of an industrial control solution is quite large encompassing development of the hardware platform, programming software and compiler, monitoring software and interface firmware. In order to make the project feasible considering the available resources and equipment the extent of this work is currently limited to the hardware framework as a starting point to kick off the software side of development.

The design of the proposed SCADA hardware framework requires a large amount of work to be developed in various areas such as circuit board design, digital systems, programming, among others demonstrating the skills and knowledge obtained during last 5 years of undergraduate studies.

4.2.1 Architecture

Starting with the conception of the project the initial statement and requirements were established as the design guidelines to adhere as development progressed and to clarify a development milestone to be reached. As stated on the hypothesis the final product should have the following requirements:

- Low cost system (comparing cost of development against similar commercially available alternatives).
- Final product must be capable to tailor the controller to the application, with capabilities such as parallel processing, reconfiguration, and deployment of hardware accelerators.
- Implement an FPGA as the main controller along with the necessary IP blocks to interface with the hardware.
- The hardware platform must comprise of a minimum of analog and digital input and output cards, communications card and base for interconnection.
- The FPGA device must be fully isolated from the rest of the system for protection of the device.
- Communications card should include a couple of the following: CAN, RS-485, UART, Ethernet of WiFi and RS-232.
- The base for interconnection should allow to easily customize the system by adding or removing expansion cards.
- Power delivery must be through the base board (no external power necessary for each module).
- Hardware must be manufacturable (this according to the capabilities of the contracted board house).

As a target device the DE-10 Nano Cyclone V SoC development kit was selected as Intel's SoC FPGA platform integrates in a single device a dual-core ARM Cortex-A9 processor and a Cyclone V FPGA allowing development to follow two different paths if desired, using the embedded ARM processor as the main CPU along with the IP cores developed to interface with the hardware or using a NIOS II 32-bit soft-processor developed by Altera as the main CPU. The latter was selected as the development tool-chain for the NIOS II is easier to work with but still leaves the option to switch platform in the future.








Figure 4.1: System architecture centred on NIOS II soft-processor

Complying with these guidelines and with a target in mind the following architecture was developed as presented on figure 4.1

The design revolves around the NIOS II as stated before with IP blocks to interface with the peripherals of the system. The hardware features as follows:

- LCD display as a HMI integrated on the controller.
- Communications through SPI CAN Bus controller and UARTs for RS-232, RS485 and USB.
- Digital I/O that can be directly addressed.
- SPI and CAN Buses for accessing expansion modules.
- Isolation from power and data lines for the FPGA.

4.2.2 Hardware Proposal

As part of the design of a fully integrated system a specialized hardware platform tailored to the application is required. In a manner similar to the Compact RIO from national instruments the proposed implementation consists of a base which interconnects, powers and isolates the FPGA and the interface modules.

- The main controller operates at 3.3V and is susceptible to noise from the 24V digital I/O or the 0-10V analog inputs or the 0-5 analog outputs.
- Communications done through SPI bus allow to interface with peripherals such as ADCs, DACs, I/O controllers, sensors, among many other devices as SPI and I2C are commonly used protocols for peripheral devices. On the other hand CAN bus allows fast transfer of critical data collected from an external controllers as the protocol includes CRC checks and is designed for noise suppression.
- Power distribution for the expansion modules is designed for 24V 1A and 5V 1A, additional power required must be provided externally to the module. The system is designed as to use a single 24V



power supply with the use of integrated isolated regulators for the FPGA and non-isolated regulators for the expansion bus.

- Additional communication interfaces allow to interface with the UART ports on the FPGA with the use of isolated RS-232, RS485 and USB controllers (communication protocols for RS-485 like Modbus-RTU must be implemented in software).
- Interface modules to be implemented include analog and digital I/O as they represent the basic interfaces required for industrial controllers and must comply with the IEC-61131 standard for the voltage levels used, 0-24V digital 0-10V analog I/O.

4.3 Implementation

The following sections describe the development of the first run of the prototype on its final revisions, describing each of the modules that composes it.

4.3.1 First Prototype

The first prototype implemented many of the characteristics just described and worked as a alpha version, proof of concept prototype, in order to better visualize how the hardware would interact and begin refining details on the devices operation. In a manner similar to the agile software development methodology implementing a complete "build of the system" allowed to start HDL development directly on a prototype, remark necessary changes, design errors, and new features to be added on the next iteration.

Interconnection Base

The main circuit board is the interconnection base that provides data isolation and power passthrough for the expansion modules and connection to the FPGA device. Figure 4.2a provides a block diagram overview of the connection between the different parts of the system. The base board and the expansion bay design can be seen in closer detail in figure 4.2b. The main data bus between the expansion bay and the FPGA are two instances of SPI IP blocks that use ADUM3154 Spisolator from Analog devices to provide galvanic isolation and the necessary slave select lines.





(a) Proposed hardware block diagram

(b) Base board block diagram

Figure 4.2: Interconnection base overview





Digital I/O Module

The following block diagram illustrates the design of the digital I/O module. The module operates with the MCP23S17 a 16-bit general purpose I/O expander. The IC contains 2 banks of 8-bit I/O with bank A dedicated as 24V tolerant inputs and bank B dedicated as Relay Outputs.



Figure 4.3: Digital I/O module architecture

Analog I/O Module

The following block diagram illustrates the design of the analog I/O module. The module operates with the MCP3202 a 12-bit successive approximation analog to digital converter (ADC) and a MCP4822 a 12-bit digital to analog converter (DAC). Each IC contains 2 independent channels with the DAC capable to output in the range of 0-5V and the ADC capable to input in the range of 0-5V.



Figure 4.4: Analog I/O module architecture

Communications Module

The following block diagram illustrates the design of the communications module. The module provides CAN, RS-232, RS-485 and USB UART connectivity with their corresponding transceivers. The CAN bus is looped back into the interconnection base to provide connectivity though the expansion bay.



Figure 4.5: Communications module architecture





CHAPTER 4. METHODS

More details on the design can be observed on appendix A on the schematic diagrams and appendix B for the circuit board designs.

4.3.2 Second Prototype

Following the same line as the first prototype on the agile development, its second iteration is based on the results of the initial tests, with the implementation of additional missing features and new functionality added. Acting as a beta version its basic functionality is better defined and perfected but all changes and additions still require further testing and validation. Some of the features considered to be added on the second run of the prototype are:

- ROM information to identify on software each expansion module.
- Correct separation between modules on expansion bay.
- Motor control and sensor modules added to the system.
- Raspberry Pi based controller variant.
- Numerical displays on expansion bay to show slave number
- 0-10V tolerant inputs on analog I/O module.
- Signal filtering and additional channels on analog I/O module.
- Multiplexing of the 2 SPI buses to control allocation.
- Isolation on all communication interfaces
- Better integration of the FPGA development board on the device.
- Front panel with LCD display.

Interconnection Base

The interconnection base presents also a different design as part of the change of connectors from 2x DB9 to D25 in addition to multiplexers to control allocation of the SPI bus on the expansion ports with number displays to show the corresponding slave allocated to that port. Controlling allocation time of the SPI bus enables the user to prioritize access to certain ports over others for faster data collection.



Figure 4.6: Base board version 2 block diagram





Motor Control Module

The implementation of a motor controller module allows the system to be used as a robotics platform in addition to its main purpose as a SCADA controller. The motor driver module is designed based on the CY8CKIT-037 from Cypress Semiconductor as it allows the user to configure it to operate as a stepper, BLDC or DC motor controller with encoder feedback.





EEPROM Adapters

Identification of the connected modules through software was not originally planned when designing the original modules, adding such functionality requires a connector with more I/O and the EEPROM memory. Such changes implicate the design of a new PCB or the use of a "mod-board" which is cheaper and easier as the smaller PCB interfaces with the existing modules while making the necessary changes.



Figure 4.8: Adapter for new connector and EEPROMs

Front Panel

The front panel is designed to better integrate the communication ports of with a small user interface. Communication ports remain the same as in its prior iteration with the addition of a USB-UART bridge for direct connection with a PC if required. The main change is the interface which consists on a 8x2 character display, quadrature encoder and indicator LEDs for RUN, STOP, and ERROR status.



Figure 4.9: Front panel interface block diagram





CHAPTER 4. METHODS

4.3.3 Programming and Implementation of NIOS II Processor

The center of the HDL design is the NIOS II processor that interfaces with the different peripherals using IP blocks that interface the Avalon Memory Map interface of the processor with the Parallel, UART, SPI, etc ports as necessary. Use of the embedded processor requires a clock and PLL component to establish its operating frequency, a RAM memory used to map the peripherals registers and use as program memory and a ID to identify each of the processors used (in case more than one processor is used a mutex is required to mediate the access to memory and the peripherals or each processor must be implemented independently with the downside of having no shared resources between them).



Figure 4.10: Basic Configuration required for NIOS II processor

As initially planned having a FPGA allows the use of such functionality with parallel processing of communications, control signals, etc. in addition to the use of hardware accelerators to improve performance if required.

4.3.4 IP Block Design for Peripheral Interfaces

The present implementation of the system has the required interfaces by the second iteration of the hardware. The following peripherals are used:

- 3 UART ports for communication with USB, RS-232 and RS-485.
- 1 UART port for interface with the EEPROMS on the expansion modules, the FPGA is capable of I2C communication but a small microcontroller is used as a bridge for the current implementation.
- 2 SPI and 3 Parallel I/O for the spi interface on the expansion bus, one of the PIO is used to control bus allocation with the high speed muxes.
- 2 Parallel I/O to control the direct integrated I/O.
- 1 Parallel I/O to control the character LCD, there are 2 different LCD controllers provided by Intel but only work with some models when using the old version of the softcore processor as such the LCD is controlled with port manipulation or commonly known as bit-banging.





• 2 Parallel I/O to control the LEDs, encoder and keys on the front panel.

The interconnection between components is as shown in figure 4.11. The platform designer interface acts as a patch panel to connect the instruction and data buses, clocks, resets and interrupt signals from the slave devices to the master or processor used. Interrupts are controlled by assigning priority levels from 0 to 31 with 0 being the highest and reserved for the JTAG UART used by the processor for debugging. As the memory map interface is used by the peripherals the SDRAM or on-chip memory must be assigned and mapped for the address ranges occupied, the rest is available to the processor as program memory.



Figure 4.11: Complete configuration of the NIOS II used for the project

The peripherals are designed by Intel to use the memory map interface which maps the registers of the peripherals within RAM memory for the processor. This interface uses two 32-bit wide buses to communicate with the processor or a specialized controller in a addressable Read/Write interface between master and slave components. Other components can be designed following the Avalon Interface Specifications provided by Intel.

HDL code for the configuration is generated by platform designer and only a top level code to define the hierarchy and connect other user generated code is necessary as presented on Appendix C.

As part of the design workflow a board support package and libraries are generated for the corresponding configuration of the NIOS II. Low-level functions to access the control and data registers of the selected peripherals are generated as well a as a header file containing the configuration created on platform designer. This allows to program and configure the softcore processors operation in a manner similar to any other 32-Bit microcontroller or microprocessor. For ease of use, functions abstracting the low level access to registers were developed for the UART, SPI and Parallel I/O interfaces. Operation of this peripherals is described on the Intel Peripheral IP Handbook.

Functions developed handle:

• Interrupts





CHAPTER 4. METHODS

- Initialization and communications configuration
- Data input and output
- Front panel interface (inputs and status LEDs)
- Front panel LCD (commands and data for the 8-Bit interface)
- Simple testing functions

	2 //Description : UART Interrupt Handler & O Buffer For NipsII
	3 //
/Description : FIO Operations For Nicell	4
/	5 #ifndef UART_H_
	6 #define UART_H_
ifndef PIO_H_	7
define PIO_H_	
	TG interior transition processing and the second se
Dablie function metatorse	1 void FTDI INIT(unsigned int BaudRate);
***************************************	12 void FTDI ISR();
	13 unsigned thar FTDI EMPTY();
/Direct "Fest" I/O Functions	14 unsigned char FTDI GET CHAR(void);
It us FAST IO GET CHAR();	15 unsigned char PTDI_PUT_CHAR(unsigned char in_char);
oid FAST_IO_PUT_CHAR (unsigned char data);	<pre>16 unsigned char FTDT_POT_STRING(unsigned char in_char[]);</pre>
	17
/Front Fanel I/O Functions	<pre>10 void RS232 INIT(unsigned int BaudRate);</pre>
oid ERROR_ENABLE();	19 void R5232 ISR();
oid ERROR_DISABLE();	au unarginau unar R5222 EMPIII);
old STOF ENABLE();	I unsigned that R522_Bir_CLAR(volt),
old STOP DISABLE():	23 unelond that BE332 DIT STRIMC/uneloned that in charlin.
OID RUN ENABLE();	24
THE REC CET CHAR();	void R5485 INIT/unsigned int BaudRate);
It as OF GET CHAR();	26 void R\$485 ISR():
	27 unsigned char R\$485 EMPTY ();
/Integrated I/O Functiona	se unsigned char R5485 GET CHAR(void);
It us SWITCHES GET CHAR();	25 unsigned char R5485_PUT_CEAR (unsigned char in_char);
oid LEDS_PUT_CHAR [unsigned char data];	30 unsigned char RS485_PUT_STRING(unsigned char in_char(1));
	31
	33 WEBDIL /* OARTH_ */
(a) Parallel I/O header file functions	(b) UART header file functions
(a) Parallel I/O header file functions	(b) UART header file functions
(a) Parallel I/O header file functions	(b) UART header file functions
(a) Parallel I/O header file functions	(b) UART header file functions
(a) Parallel I/O header file functions	(b) UART header file functions
(a) Parallel I/O header file functions	(b) UART header file functions
(a) Parallel I/O header file functions	(b) UART header file functions
(a) Parallel I/O header file functions	(b) UART header file functions
(a) Parallel I/O header file functions	(b) UART header file functions
(a) Parallel I/O header file functions	(b) UART header file functions
(a) Parallel I/O header file functions	(b) UART header file functions
(a) Parallel I/O header file functions	(b) UART header file functions
(a) Parallel I/O header file functions	(b) UART header file functions
(a) Parallel I/O header file functions	(b) UART header file functions
(a) Parallel I/O header file functions	(b) UART header file functions
(a) Parallel I/O header file functions	(b) UART header file functions
(a) Parallel I/O header file functions	(b) UART header file functions
(a) Parallel I/O header file functions	(b) UART header file functions
(a) Parallel I/O header file functions	(b) UART header file functions
<pre>(a) Parallel I/O header file functions //warption : SFI Slave Select & Buffer Fir Micell //marption : SFI Slave Select & Buffer Fir Micell //marption : SFI Slave Select & Buffer Fir Micell //marption : SFI Slave Select & Buffer Fir Micell //marption : SFI Slave Select & Buffer Fir Micell //marption : SFI Slave Select & Buffer Fir Micell //marption : SFI Slave Select & Buffer Fir Micell //marption : SFI Slave Select & Buffer Fir Micell //marption : SFI Slave Select & Buffer Fir Micell //marption : SFI Slave Select & Buffer Fir Micell //marption : SFI Slave Select : Sel</pre>	(b) UART header file functions
(a) Parallel I/O header file functions	(b) UART header file functions
(a) Parallel I/O header file functions	(b) UART header file functions
(a) Parallel I/O header file functions	(b) UART header file functions
(a) Parallel I/O header file functions (bearing file of the select a Buffer fir BlogII (c) (c) (c) (c) (c) (c) (c) (c) (c) (c)	(b) UART header file functions
(a) Parallel I/O header file functions	<pre>(b) UART header file functions (b) UART header file functions (b) UART header file functions (b) UART header file functions (b) UART header file functions (c) UART interrupt Handler 4 Q Buffer For Blooff (c) UART interrupt Handler 4 Q Buffer (c) UART interrupt Handler 4 Q Buffer For Blooff (c) UART interrupt Handler 4 Q Buffer (c) UART interrupt Handler 4 Q Buffer (c) UART interrupt Handler 4 Q Buffer (c) UART interrupt Handler (c) UART (c)</pre>
(a) Parallel I/O header file functions ("Description : SFI Slave Select : Buffer Fir BlogII ("Inder SFI fi_ define SFI fi_ define SFI fi_ define SFI fi_ define SFI fi_ define SFI fi_ define SFI fi_ ("Inder SFI fi_ define SFI fi_ ("Inder SFI fi_ endormal for SFI figure data : a fifter fir BlogII ("Inder SFI figure data : a fifter fir BlogII	<pre>(b) UART header file functions (b) UART header file functions (b) UART header file functions (b) UART header file functions (c) (c) (c) (c) (c) (c) (c) (c) (c) (c)</pre>
(a) Parallel I/O header file functions // // // // // // // // // // // // //	<pre>(b) UART header file functions (b) UART header file functions (b) UART header file functions (b) UART header file functions (b) UART header file functions (c) UART header file funct</pre>
(a) Parallel I/O header file functions (Description : SFI Slave Select : Buffer Fir Hindl (Description : SFI Select : Buffer	<pre>bill // Code(= _ /) b) UART header file functions (b) UART header file functions </pre>







Chapter 5

Results

Employing the manufactured hardware for the second prototype the following tests were performed to validate its proper operation and to verify its performance in terms of response time and stress handling to ensure the noise isolation barrier is operating correctly.

ecas

5.1 Functional Validation

After manufacturing and assembly of the various circuit boards, all were inspected for proper connection between data and power lines, some small errors were corrected in a couple of them as the pin-out of some parts did not match the one on its design, others were corrected with the addition of a "Modboard" to adapt the PCB without need to re-manufacture. The following procedure was performed on each of the boards:

- 1. Assembly and probe testing for no open or short circuits.
- 2. Testing on power rails for 24V, 5V and isolated 3.3V.
- 3. Operational test on the various ICs with test stimulus
- 4. Data transmission test through the isolation barrier.
- 5. Full system operation testing with ATmega328p microcontroller as main processor (initial tests were performed with a microcontroller to ensure proper operation as the FPGA is a more sensitive device.)
- 6. Full system operation using the FPGA.
- 7. Response time testing on digital inputs and outputs.
- 8. Noise isolation (data frames integrity) during stress tests





CHAPTER 5. RESULTS



(a) SPI multiplexer test

INGENIERÍA EN AUTOMATIZACIÓN

(b) SPI isolators test



Figure 5.1: Assembly and functional validation tests

5.1.1 Modules Communication Data Frames

The expansion modules act as slave devices to modify the ports and capabilities of the main controller. After validation of the design and manufacturing inspection was performed, the base board was tested for the signal integrity due to the isolation barrier in between the controller and the modules and for the proper operation of the analog and digital I/O modules. More in depth detail on the code used for testing is available on appendix D.

Digital outputs testing

Testing on the digital I/O was performed as a turn-on cycle of each output one at a time while checking for continuity on the terminals of the relays with a multimeter. On figure below the SPI command string, denoted by the 0x40 value (frame start for a write operation), can me seen along with the outputs cycling one a time.





Digital inputs testing

Testing on the digital I/O was performed mirroring the inputs on the outputs of the same module. Below are presented two read operations denoted by the 0x41 command (frame start for a read operation) at the beginning, next to the register address and the corresponding values.

INGENIERÍΛ ΕΝ ΛυΤΟΜΑΤΙΖΑCΙÓΝ

5.1. FUNCTIONAL VALIDATION



31



Figure 5.3: Digital inputs test data

DAC testing

Testing on the digital to analog converter was performed by ranging the outputs from 100mV-2000mV for output A and from 100mV-4000mV for output B correspondingly. On the figure below a SPI string for 2.32V on output A can be seen with the first 4 bits for the command and the succeeding 12 bits for the DAC value.



Figure 5.4: DAC test data

ADC testing

Testing on the analog to digital converter was performed by ranging the input voltage with a potentiometer while monitoring the obtained value with a oscilloscope and a serial monitor. On input A a value of 1.55V and on input B a value of 2.53V can be measured which is close to the 1.58V applied on input A and the 2.27V applied on input B.



Figure 5.5: ADC test data







CHAPTER 5. RESULTS

5.1.2 NIOS II and Peripheral controller Test

In a similar manner to the tests performed using a microcontroller for the functional validation. The modules were put through their paces using the NIOS II on the FPGA. Using the function for the Parallel I/O and SPI described on chapter 4. A necessary 10ms delay was added in order to not saturate the storage memory from the oscilloscopes serial decoder and to more easily verify the data frames.

The SPI isolators installed on the prototype have an integrated CS multiplexer so an additional function is necessary to control which slave is selected and deselected on the 2 SPI buses.

```
void slaveSelect(unsigned char spiChannel) {
   alt_u16 controlByte;
2
   if(0 <= spiChannel && spiChannel < 4){</pre>
      IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(SPI_EXPANSSION_0_BASE, 1<<0);</pre>
4
      controlByte = IORD_ALTERA_AVALON_SPI_CONTROL(SPI_EXPANSSION_0_BASE);
      IOWR_ALTERA_AVALON_SPI_CONTROL(SPI_EXPANSSION_0_BASE, (controlByte)
6
     ALTERA_AVALON_SPI_CONTROL_SSO_MSK));
      IOWR_ALTERA_AVALON_PIO_DATA(SPI_EXPANSSION_0_MUX_BASE, spiChannel);
    }else if(4 <= spiChannel && spiChannel < 8) {</pre>
8
      IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(SPI_EXPANSSION_1_BASE, 1<<0);</pre>
9
      controlByte = IORD_ALTERA_AVALON_SPI_CONTROL(SPI_EXPANSSION_1_BASE);
10
      IOWR_ALTERA_AVALON_SPI_CONTROL(SPI_EXPANSSION_1_BASE, (controlByte)
11
     ALTERA_AVALON_SPI_CONTROL_SSO_MSK));
      IOWR_ALTERA_AVALON_PIO_DATA(SPI_EXPANSSION_1_MUX_BASE, spiChannel);
    }
  }
14
 void slaveDeSelect(unsigned char spiChannel) {
16
   if(0 <= spiChannel && spiChannel < 4){</pre>
17
      IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(SPI_EXPANSSION_0_BASE, 1<<0); /* no need</pre>
18
     to setup slave select register as only one slave but just in case*/
      //controlByte = IORD_ALTERA_AVALON_SPI_CONTROL(SPI_EXPANSSION_0_BASE);
19
     IOWR_ALTERA_AVALON_SPI_CONTROL(SPI_EXPANSSION_0_BASE, 0);//(controlByte)(~
20
     ALTERA_AVALON_SPI_CONTROL_SSO_MSK)));
      IOWR_ALTERA_AVALON_PIO_DATA(SPI_EXPANSSION_0_MUX_BASE, 0);
    }else if(4 <= spiChannel && spiChannel < 8) {</pre>
      IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(SPI_EXPANSSION_1_BASE, 1<<0); /* no need
     to setup slave select register as only one slave but just in case*/
      //controlByte = IORD_ALTERA_AVALON_SPI_CONTROL(SPI_EXPANSSION_1_BASE);
24
      IOWR_ALTERA_AVALON_SPI_CONTROL(SPI_EXPANSSION_1_BASE, 0);//(controlByte)(~
25
     ALTERA_AVALON_SPI_CONTROL_SSO_MSK)));
      IOWR_ALTERA_AVALON_PIO_DATA(SPI_EXPANSSION_1_MUX_BASE, 0);
26
```

The following function performs a turn-on cycle of each of the outputs one at a time. Sending the necessary command through SPI to the module of the specified slave number and address (the address number is part of the data frame and allows to have 8 different modules on the same bus).

```
void test_outputs(unsigned char slave, unsigned char address){
MCP23S17_PUT_CHAR(slave, address, GPIOB_value);
GPIOB_value = GPIOB_value<<1;
if (!GPIOB_value) GPIOB_value = 0x01;</pre>
```

5 }



5.1. FUNCTIONAL VALIDATION



De: 42044, MISS10025: Tue Key 10 07:54:25 2001

Figure 5.6: Digital outputs test data

The following function verifies the state of the digital inputs on the module and loops it back to the outputs of the same module.

```
void test_inputs(unsigned char slave, unsigned char address){
    GPIOA_value = MCP23S17_GET_CHAR(slave, address);
    MCP23S17_PUT_CHAR(slave, address, GPIOA_value);
}
```





The following code tests the digital to analog converter by ranging the outputs from 100mV-2000mV on output A and from 100mV-4000mV on output B.

```
void test_dac(unsigned char spiChannel){
    MCP4822_PUT_CHAR(spiChannel, 0, mVConvert(DAC_value));
    MCP4822_PUT_CHAR(spiChannel, 1, mVConvert(DAC_value*2));
    DAC_value = DAC_value + 100;
    if(DAC_value*2 > SUPPLY_VOLTAGE){
        DAC_value = 100;
    }
```

```
8 }
```





CHAPTER 5. RESULTS



Figure 5.8: DAC test data

The following code obtains the data on the analog to digital converter and prints it to the NIOS console.

```
void test_adc(unsigned char spiChannel){
    alt_u16 dataADC;
    dataADC = MCP3202_GET_CHAR(spiChannel, 1);
    alt_printf("Data from ADC...%4d\n", dataADC);
    IOWR_ALTERA_AVALON_PIO_DATA(LEDS_BASE, dataADC & 0x00FF);
```



Figure 5.9: ADC test data

5.2 Performance Verification

5.2.1 Response Time

In order to quantify the performance of the system, its response time was measured using the digital I/O module. As the system has a isolation barrier, measurement of the time required to obtain an input or assert an output was not possible without the use a sync signal to time the measurement that would itself have an additional delay. As such the *"two way response time"* was measured as to obtain an approximation



INGENIERÍA EN AUTOMATIZACIÓN



of the time required to obtain an input or assert an output considering the delay and processing time is approximately the same for both directions.

For the measurement a signal generator was used to send a pulse of 30us every 300us on one of the digital inputs and the signal was looped back by the controller to one of the outputs (the relay output was disabled as the switching frequency would be too high for it withstand, relays usually operate up to 50Hz).



Figure 5.10: Response time test data

On figure 5.10 the data frames for the output input and output commands are shown, $40 \ 13 \ XX$ for the output command where XX are the states for the outputs and $41 \ 12 \ XX$ for the input command where XX are the states for the inputs. The time required for the system to loop back the signal from the generator is approximately 42us measuring it with the help of the timestamps. Approximating that the response time is equal in both directions give us a value of 21us.

5.2.2 Stress Tests

Following performance tests, the integrity of the communication signal lines were tested with the use of a switching 12V 1.68A DC load from a server fan motor. Setting the relay output to switch at a frequency of 50Hz caused certain issues to arise on the data and power lines of the expansion modules.



(a) Load side

(b) Controller side



As seen on figure 5.11 the data is transmitted by the controller and received on the module making it switch normally, as expected with no missed data packets. But a dip on the 5V power line of 400mV can





CHAPTER 5. RESULTS

be seen whenever the load is turned on and off with only 1 module and 1 load active it's not a problem but since the system can have up to 56 outputs connected at once with the correct configuration of modules (it was not possible to test such scenario since only 2 such circuit boards were manufactured) this could be a potential problem that could cause data packets to be lost, the controllers on the modules to continuously reset and to cause a problem with the equipment it's controlling.

The other issue identified was when ever the load was switched off, the data lines were affected by the return current causing spikes of voltage on the data lines. As can be clearly seen on figure 5.12 the load experiences a spike from -33.2V of 17V but isn't affected by it and keeps operating. On the other hand, this introduces noise on the data lines as a pulse of 2.1us that oscillates between -6.5V and 15V. Data packets don't seem to be lost at a significant percentage as the speed difference between the data transmission rates and how often the "glitch" is presented is orders of magnitude higher. The possible causes for the this problem are the ground pour used on the top and bottom layers of the PCBs that is not grounded and acts as an antenna making the data lines susceptible to noise and due to the non continuous return path for the data lines which is bad to signal integrity.

tr ta DC toat			Law V() Sum ()
F1	Mum		75 2.1012000 35 2.164680an 7200 45205015
971	Witness		71 17 5000V 12 - 34 5000V 27(3) - 55 7000V
	â	à	

		Lister 🔆	i Ment 1
and the second second			Man(/)
thr to DC tool	100000000000000000000000000000000000000		10
	Nillessen		PR-PACE
	<u>(</u>		PERMIT
CLRI	the state of the s		15
			(CLARKE)
	A CONTRACTOR OF THE OWNER OWNER OWNER OF THE OWNER		Mo(1)
			Refaile .
NOSTI	the second s		14
			.7
		Contract Contra	und a
			+
COL.			
1100			

Figure 5.12: Voltage spikes on the data lines

5.3 Results Analysis

It's important to observe that the system operates properly with its digital and analog I/O modules as seen on the results with fast response times of approximately 21us as proper data and power isolation between the controller and load sides of the device. Tests performed for functional validation demonstrates the system works as designed and the same goes for the IP cores used on the FPGA, the NIOS II allows a high level of customization that would be difficult to reproduce with a microcontroller or microprocessor, need more UART lines, need more parallel I/O, with a softcore processor you got it. The cost to pay is the use of low level access functions for the processor, requiring the user to abstract them to perform more difficult operations.

Nevertheless the device requires a third iteration with better layout considering the return paths of the signals as well as better use of reference planes and decoupling capacitors to route power and reduce voltage dips on the power lines. Further testing and validation is required for the device to be robust and reliable while remaining low cost as it was intended from the beginning.





5.4. FUTURE WORKS

5.4 Future Works

This work is considered as a first delivery on the development of a the control and monitoring of systems using FPGAs as its core. As shown on the results it's still a work in progress with a pending third iteration designed to address many of the concerns of the first 2 prototypes used at the time of writing.

Many of the changes made were already discussed but following is a series of developments required for the prototype to perform as expected of a industrial grade controller.

- PC interface for the device, to properly be a data acquisition system the user must have a interface that displays the data from the device in real time.
- I/O controllers, ADC, DAC and Communication ICs must be Industrial grade components.
- Network controller implemented for remote access.
- Use of a SOM FPGA instead of development board or design of proprietary board for better device integration.
- Testing using higher loads, was not possible at the time of writing due to difficulties accessing such equipment.
- Real time clock integration for scheduling events and time stamps on data acquisition.
- Design specification and documentation for user developed modules.
- Development of 0-20mA/4-20mA sensor interface modules.

One of the objectives of this work is to open and facilitate research on the following topics:

- Motor control modules and Sensors for the system to act as a possible robotics platform
- Development of lesser equipped versions with a microprocessor like a raspberry pi or similar.
- Make use of this thesis to address development of IP cores for application specific controllers using the platform.
- Make use of the prototype and hardware for digital systems courses as a development platform.
- Development of a ladder or FBD to C compiler for its use with the hardware platform.







CHAPTER 5. RESULTS

Dirección General de Bibliotecas UAO



ire



Chapter 6

Conclusions

On this work a hardware framework to implement a Supervisory Control And Data Acquisition system by means of an FPGA to develop a new and economic industrial controller compared to existing commercial alternatives like the Compact RIO from National Instruments. As presented on Appendix E the total cost of both runs of the prototype are about 1/5 of the cost of the embedded base of Compact RIO alone with most of it spent toward the FPGA development board currently in use. Better integration of the IC onto the Base board would greatly reduce its cost. During the development of the objectives the challenge of designing a complete hardware platform and complementary HDL code was proposed with basic functions such as digital and analog I/O and UART communications as well as the necessary documentation for further developments. Certain milestones have been achieved, mainly on documentation, design and development of the first prototypes and testing the capabilities of the NIOS II processor as a customizable controller. As demonstrated on chapter 5 the system operates as expected with performance issues to be resolved in terms of signal integrity and protection, certain additional features are still not implemented and will be passed on to the third run of the prototype.

3025

As presented the scope of this project requires further R&D with development necessary on the software side to be comparable to the Hardware and Software suites provided by large companies producing this kind of control systems. This work contributes toward existing development of FPGA based industrial controller platforms by providing a flexible and open source hardware framework and to make cutting-edge industrial control technology available at a low cost. Further developments on the project will be presented in due course.







CHAPTER 6. CONCLUSIONS

Dirección General de Bibliotecas UNC













APPENDIX A. CIRCUIT DIAGRAMS





Figure A.3: HMI Add-on Schematic Diagram

INGENIERÍA EN AUTOMATIZACIÓN A.1. FIRST PROTOTYPE

íΛ





Figure A.4: Communication Module Schematic Diagram





APPENDIX A. CIRCUIT DIAGRAMS



Figure A.5: Digital I/O Module Schematic Diagram







Figure A.6: Analog I/O Module Schematic Diagram



ire



APPENDIX A. CIRCUIT DIAGRAMS



Figure A.7: Power Delivery Module Schematic Diagram







A.2 Second Prototype







APPENDIX A. CIRCUIT DIAGRAMS



Figure A.9: Expansion Bay Schematic Diagram

INGENIERÍA EN AUTOMATIZACIÓN A.2. SECOND PROTOTYPE

íΛ





Figure A.9: Expansion Bay Schematic Diagram

INGENIERÍAEN AUTOMATIZACIÓN50



APPENDIX A. CIRCUIT DIAGRAMS



Figure A.10: Front Panel Schematic Diagram







Figure A.11: EEPROM Adapter Schematic Diagram





APPENDIX A. CIRCUIT DIAGRAMS



Figure A.13: 4 Phase Inverter Schematic Diagram





Appendix B

PCB Design

B.1 First Prototype



Figure B.1: Interconnection Base Board PCB





APPENDIX B. PCB DESIGN











Figure B.5: Power delivery module PCB





APPENDIX B. PCB DESIGN

B.2 Second Prototype










Figure B.8: EEPROM Adapter PCB





APPENDIX B. PCB DESIGN



(c) 4-Phase Inverter Top



Figure B.9: Motor control module PCB





Appendix C

Platform Designer Code

The following section contains the main codes and configuration for the NIOS II tests performed initially for development on the FPGA platform prior to the IP core design stage.

,cas

Use	Connections				Nar	me	Description	Export		Clock	Ba	ise		End		IRQ
					sni		Clock Source									
						clk_in	Clock Input	clk		exported						
			Ŷ-	⊳		dk_in_reset	Reset Input	reset								
	6	-				clk	Clock Output	Double	-click to export	dk						
		+				clk_reset	Reset Output	Double	-click to export							
\checkmark					Ξ	sys_clk	PLL Intel FPGA IP									
	+-	- \		\rightarrow		refclk	Clock Input	Double	-click to export	clk						
	11.			\rightarrow		reset	Reset Input	Double	-click to export							
		\vdash				outclk0	Clock Output	Double	-click to export	sys_clk_outclk0						
					Ξļ	🗓 nios2_cpu	Nios II Processor									
		-+-		\rightarrow		clk	Clock Input	Double	-click to export	sys_clk_outclk0						
	11.			\rightarrow		reset	Reset Input	Double	-click to export	[dk]						
			-+			data_master	Avalon Memory Mapped Master	Double	-click to export	[clk]						
						instruction_master	Avalon Memory Mapped Master	Double	-click to export	[clk]						
				\rightarrow		irg	Interrupt Receiver	Double	-click to export	[clk]			IRQ 0		IRQ 31	5
			$ \succ$			debug_reset_request	Reset Output	Double	-click to export	[clk]						
		•	++++	<u> </u>		debug_mem_slave	Avalon Memory Mapped Slave	Double	-click to export	[clk]	=P	0x0001_0800		0x0001_0fff		
						custom_instruction_master	Custom Instruction Master	Double	-click to export							
\checkmark	0	-	• • • •	\rightarrow	Ŧ	ram	On-Chip Memory (RAM or ROM) Intel			sys_clk_outclk0	۵	0x0000_0000		0x0000_ffff		
	0-			\rightarrow	Đ	sysid_qsys	System ID Peripheral Intel FPGA IP			sys_clk_outclk0	=P	0x0001_11d0		0x0001_11d7		
\checkmark	0	-	• • •	\rightarrow	Ŧ	eeprom	UART (RS-232 Serial Port) Intel FPGA IP			sys_clk_outclk0	Ш°.	0x0001_1080		0x0001_109f		<u>⊳</u>
	0-	┝┿┥	• • • •	\rightarrow	Ŧ	jtag_uart	JTAG UART Intel FPGA IP			sys_clk_outclk0	<pre>m²</pre>	0x0001_11d8		0x0001_11df		≻−Ó
\checkmark	0	-	• • • •	\rightarrow	Ð	service_uart	UART (RS-232 Serial Port) Intel FPGA IP			sys_clk_outclk0	=P	0x0001_1060		0x0001_107f		⊳—İ
	0-	-	• • • • •	\rightarrow	Ŧ	ftdi	UART (RS-232 Serial Port) Intel FPGA IP			sys_clk_outclk0	$= 0^{10}$	0x0001_10a0		0x0001_10bf		⊳ _3
\checkmark		-	• • • •	\rightarrow	Ð	rs232	UART (RS-232 Serial Port) Intel FPGA IP			sys_clk_outclk0	шP	0x0001_10e0		0x0001_10ff		⊳ –∳
	0-			\rightarrow	Ð	rs485	UART (RS-232 Serial Port) Intel FPGA IP			sys_clk_outclk0	шP	0x0001_10c0		0x0001_10df)—₿
\checkmark	0			\rightarrow	+	can	SPI (3 Wire Serial) Intel FPGA IP			sys_clk_outclk0	Ш°.	0x0001_1000		0x0001_101f		j—ġ
	0-			\rightarrow	÷	can_reset	PIO (Parallel I/O) Intel FPGA IP			sys_clk_outclk0	<pre>m²</pre>	0x0001_1130		0x0001_113f		
\checkmark	0	-		\rightarrow	Ŧ	can_int	PIO (Parallel I/O) Intel FPGA IP			sys_clk_outclk0	=P	0x0001_1120		0x0001_112f		
	0-4	-		\rightarrow	Ŧ	spi_expanssion_0	SPI (3 Wire Serial) Intel FPGA IP			sys_clk_outclk0	= 0	0x0001_1040		0x0001_105f		≻−6
\square	- 0-1			\rightarrow	Ŧ	spi_expanssion_0_mux	PIO (Parallel I/O) Intel FPGA IP			sys_clk_outclk0	шP	0x0001_1160		0x0001_116f		
			× + + +	\rightarrow	Ŧ	spi_expanssion_1	SPI (3 Wire Serial) Intel FPGA IP			sys_clk_outclk0	шP	0x0001_1020		0x0001_103f		<u>≻</u>
		-	• • •	\rightarrow	Ŧ	spi_expanssion_1_mux	PIO (Parallel I/O) Intel FPGA IP			sys_clk_outclk0	шî ^с	0x0001_1150		0x0001_115f		
	19-		• • •	\rightarrow	÷	spi_expanssion_bus_co	PIO (Parallel I/O) Intel FPGA IP			sys_clk_outclk0	шî ^с	0x0001_1110		0x0001_111f		
		-	• • •	\rightarrow	÷	leds	PIO (Parallel I/O) Intel FPGA IP			sys_clk_outclk0	=P	0x0001_11c0		0x0001_11cf		
	0	┝┿┥	• ÷ •	\rightarrow	Ŧ	switches	PIO (Parallel I/O) Intel FPGA IP			sys_clk_outclk0	шî ⁰	0x0001_11b0		0x0001_11bf		
	0	-	• • •	\rightarrow	Ŧ	direct_outputs	PIO (Parallel I/O) Intel FPGA IP			sys_clk_outclk0	шP	0x0001_11a0		0x0001_11af		
	0-	-		\rightarrow	Ŧ	direct_inputs	PIO (Parallel I/O) Intel FPGA IP			sys_clk_outclk0	$= 1^{\circ}$	0x0001_1190		0x0001_119f		
	0	-	• • •	\rightarrow	Ŧ	front_panel_leds	PIO (Parallel I/O) Intel FPGA IP			sys_clk_outclk0	шî ^о	0x0001_1180		0x0001_118f		
	0	-		\rightarrow	Ŧ	front_panel_keys	PIO (Parallel I/O) Intel FPGA IP			sys_clk_outclk0	1	0x0001_1170		0x0001_117f		
\checkmark	0	-	• • •	\rightarrow	÷	front_panel_lcd	PIO (Parallel I/O) Intel FPGA IP			sys_clk_outclk0	шî ^с	0x0001_1100		0x0001_110f		
	0		• • •	\rightarrow	Ŧ	front_panel_lcd_led	PIO (Parallel I/O) Intel FPGA IP			sys_clk_outclk0	Ш°.	0x0001_1140		0x0001_114f		

Figure C.1: Platform Designer Configuration





APPENDIX C. PLATFORM DESIGNER CODE

C.1 HDL top module for NIOS II processor test





C.2. EXAMPLE TEST CODE FOR NIOS II PROCESSOR

C.2 Example test code for NIOS II processor

```
1 /*
  * "Small Hello World" example.
2
   * This example prints 'Hello from Nios II' to the STDOUT stream. It runs on
   * the Nios II 'standard', 'full_featured', 'fast', and 'low_cost' example
5
   * designs. It requires a STDOUT device in your system's hardware.
6
7
  * The purpose of this example is to demonstrate the smallest possible Hello
8
  * World application, using the Nios II HAL library. The memory footprint
9
  \star of this hosted application is ~332 bytes by default using the standard
10
  * reference design. For a more fully featured Hello World application
11
   * example, see the example titled "Hello World".
12
13
  *
  * The memory footprint of this example has been reduced by making the
14
15 * following changes to the normal "Hello World" example.
  * Check in the Nios II Software Developers Manual for a more complete
  * description.
17
  */
18
19
20 #include "sys/alt_stdio.h"
21 #include "system.h"
22 #include "altera avalon pio regs
23
24 void delay(int time) {
   volatile int i =0;
25
    while(i<time*50000) {</pre>
26
      i++;
27
28
29
 }
30
 int main() {
31
    alt_putstr("Hello from Nios II!\n");
32
    char count = 0;
33
    char select;
34
    char led_on = 0;
35
36
       Event loop never exits. */
    while (1) {
        select = IORD ALTERA AVALON PIO DATA(SWITCHES BASE)&0xFF;
        IOWR_ALTERA_AVALON_PIO_DATA(LEDS_BASE, select);
        /*if(select == 1) {
          led_on ^= 0x0F;
42
        }else if(select == 2) {
43
         led_on ^{=} (0x0F<<4);
44
45
        }*/
        count++;
46
        delay(10);
47
48
    return 0;
49
50 }
```





APPENDIX C. PLATFORM DESIGNER CODE

Direction General de Bibliotecas UN





hiotecas

Appendix D

ATmega 328p test Code

D.1 Digital I/O Test

```
1 //Test for the MCP23S17 16-Bit I/O Expande.
2 #include <SPI.h>
4 SPISettings portExpanderSettings(16000000, MSBFIRST, SPI_MODE0);
6 const int PORT_EXPANDER_SS_PIN =
7 const uint8 t PORT EXPANDER ADDRESS = 0;
% const uint8_t SLAVE_CONTROL_BYTE = 0b1000000 | (PORT_EXPANDER_ADDRESS << 1);</pre>
9
10 #define
             IOCON
                         (0x0A)
#define
             IODIRA
                        (0x00)
12 #define
            IODIRB
                        (0x01)
             IOPOLA
13 #define
                        (0x02)
             IOPOLB
14 #define
                        (0x03)
             GPIOA
15 #define
                        (0x12)
             GPIOB
16 #define
                        (0x13)
17
18 uint8_t INPUT_PIN_1 = 1; // GPA1
19 uint8_t INPUT_PIN_2 = 2; // GPA2
20 uint8_t INPUT_PIN_3 = 3; // GPA3
21 uint8_t INPUT_PIN_4 = 4; // GPA4
22 uint8_t INPUT_PIN_5 = 5; // GPA5
23 uint8_t INPUT_PIN_6 = 6; // GPA6
24 uint8_t INPUT_PIN_7 = 7; // GPA7
25 uint8_t INPUT_PIN_8 = 8; // GPA8
27 uint8_t OUTPUT_PIN_1 = 1; // GPB1
28 uint8_t OUTPUT_PIN_2 = 2; // GPB2
29 uint8_t OUTPUT_PIN_3 = 3; // GPB3
30 uint8_t OUTPUT_PIN_4 = 4; // GPB4
31 uint8_t OUTPUT_PIN_5 = 5; // GPB5
32 uint8_t OUTPUT_PIN_6 = 6; // GPB6
33 uint8_t OUTPUT_PIN_7 = 7; // GPB7
34 uint8_t OUTPUT_PIN_8 = 8; // GPB8
```

64



APPENDIX D. ATMEGA 328P TEST CODE

```
36 uint8 t GPIOB value = 0 \times 00;
37 uint8 t GPIOA value = 0 \times 00;
38
39
40 //Command: setup SPI, ports and interrupts.
41 void setup() {
    pinMode(PORT_EXPANDER_SS_PIN, OUTPUT);
42
43
    digitalWrite(PORT_EXPANDER_SS_PIN, HIGH);
    SPI.begin();
44
    SPI.beginTransaction(portExpanderSettings);
45
46
    writeByte(IOCON, 0b00001000); // enable hardware address pins; bank=0
47
    addressing
    writeByte(IODIRA, 0xFF);// set input ports
48
    writeByte(IODIRB, 0x00);// set output ports
49
50 }
51
52
53 void loop() {
  //test_outputs();
54
   test_inputs();
55
    delay(500);
56
57 }
58
59
60 void test_inputs() {
   GPIOA_value = readByte(GPIOA);
61
    writeByte(GPIOB, GPIOA_value);
62
63 }
64
65
66 void test_outputs() {
   writeByte(GPIOB, GPIOB_value);
67
    GPIOB_value = GPIOB_value<<1;</pre>
68
    if (!GPIOB_value) GPIOB_value = 0x01;
69
70 }
72
73 //Command: write a single byte to the specified register
74 void writeByte(uint8_t reg, uint8_t data) {
   digitalWrite(PORT_EXPANDER_SS_PIN, LOW);
75
76 SPI.transfer(SLAVE_CONTROL_BYTE);
    SPI.transfer(reg);
    SPI.transfer(data);
    digitalWrite(PORT_EXPANDER_SS_PIN, HIGH);
79
80 }
81
82
83 //Returns: byte read from specified register
84 uint8_t readByte(uint8_t reg) {
   digitalWrite(PORT_EXPANDER_SS_PIN, LOW);
85
    SPI.transfer(SLAVE CONTROL BYTE | 1);
86
    SPI.transfer(reg);
87
   uint8_t data = SPI.transfer(0);
88
```

INGENIERÍA EN AUTOMATIZACIÓN

D.2. DAC TEST

```
digitalWrite(PORT_EXPANDER_SS_PIN, HIGH);
89
90
    return data;
91
92
93
94 //Command: write two bytes to specified register
95 //demonstrates sequential write and transfer16 alternate SPI method
% void writeSequentialBytes(uint8_t reg, uint8_t first, uint8_t last)
    digitalWrite(PORT_EXPANDER_SS_PIN, LOW);
97
    SPI.transfer16((uint16_t)SLAVE_CONTROL_BYTE << 8 | reg);</pre>
98
    SPI.transfer16((uint16_t)first << 8 | last);</pre>
99
                                                     teci
    digitalWrite(PORT_EXPANDER_SS_PIN, HIGH);
100
101 }
        DAC Test
  D.2
1 //Test for the MCP4822 12-Bit ADC
2
3 #include <SPI.h>
4
5 SPISettings portExpanderSettings(16000000, MSBFIRST, SPI_MODE0);
6
7 const int PORT_EXPANDER SS PIN = 10;
8 const float SUPPLY VOLTAGE = 4570;
9 int voltage = 100;
10
n void setup() {
   pinMode(PORT_EXPANDER_SS_PIN, OUTPUT);
12
    digitalWrite(PORT_EXPANDER_SS_PIN, HIGH);
13
    SPI.begin();
14
    SPI.beginTransaction (portExpanderSettings);
15
16 }
17
18 void loop() {
   writeDAC(0, voltageConvert(voltage));
19
    writeDAC(1, voltageConvert(voltage*2));
20
    voltage = voltage + 100;
21
    if(voltage*2 > SUPPLY_VOLTAGE) {
      voltage = 100;
26
27 uint16_t voltageConvert(float voltage) {
   return voltage*4095/SUPPLY_VOLTAGE;
28
29
  }
30
31 //Command: write dac value to selected output
32 void writeDAC(uint8_t channel, uint16_t value) {
33
  uint8_t dataOut = 0;
    digitalWrite(PORT_EXPANDER_SS_PIN, LOW);
34
    dataOut = (channel == 0) ? 0x10 : 0x90;
35
  dataOut = dataOut ^ (value >> 8);
36
```





APPENDIX D. ATMEGA 328P TEST CODE

```
37 SPI.transfer(dataOut);
38 SPI.transfer(value & 0x0FF);
39 digitalWrite(PORT_EXPANDER_SS_PIN, HIGH);
40 }
```

```
0 }
```

D.3 ADC Test

```
1 //Test for the MCP3202 12-Bit ADC
3 #include <SPI.h>
4
s SPISettings portExpanderSettings(16000000, MSBFIRST, SPI_MODE0)
6
7 const int PORT_EXPANDER_SS_PIN = 10;
9 float channel2 = 0;
10
11 void setup() {
   pinMode(PORT_EXPANDER_SS_PIN, OUTPUT);
12
13
    digitalWrite(PORT_EXPANDER_SS_PIN, HIGH);
    SPI.begin();
14
    SPI.beginTransaction (portExpanderSettings);
15
    Serial.begin(115200);
16
17 }
18
19 void loop() {
   channel1 = readADC(0);
20
   channel2 = readADC(1);
21
    Serial.print(channel1);
22
    Serial.print("\t");
23
    Serial.println(channel2);
24
25 }
26
27 //Command: request ADC data from selected channel
28 uint16_t readADC(uint8_t channel) {
   uint8_t dataIn = 0;
29
   uint8_t result = 0;
30
    digitalWrite(PORT_EXPANDER_SS_PIN, LOW);
31
  uint8_t dataOut = 0 \times 01;
   dataIn = SPI.transfer(dataOut);
33
   dataOut = (channel == 0) ? 0xA0 : 0xE0;
   dataIn = SPI.transfer(dataOut);
   result = dataIn & 0x0F;
36
   dataIn = SPI.transfer(0x00);
37
   result = result << 8;
38
   result = result | dataIn;
39
   //input = input << 1;</pre>
40
   digitalWrite(PORT_EXPANDER_SS_PIN, HIGH);
41
   return result;
42
43 }
```





, cas JA

Appendix E

Financial Statement

The following table E.1 includes an estimate of the budget invested on the project up to date.

Qty	Description	Subtotal (USD)	Total (USD)
1	DE10-Nano Board	\$ 110.00	\$ 110.00
1	CY8CKIT-037 DEV KIT MOTOR CONTROL PSOC 4	\$ 186.56	\$ 186.56
1	CY8CKIT-042 PIONEER CY8C4245AXI EVAL BRD	\$ 28.13	\$ 28.13
2	CANDIY-SHIELD V2 - CAN-BUS Shield	\$ 14.14	\$ 28.28
1	SMT ADAPTERS 3 PACK 28SOIC/TSSOP	\$ 4.95	\$ 4.95
1	SMT ADAPTERS 3 PACK 20SOIC/TSSOP	\$ 4.50	\$ 4.50
1	SMT ADAP 6 PACK 8SOIC/MSOP/TSSOP	\$ 2.95	\$ 2.95
6	MCP23S17T-E/SOCT-ND	\$ 1.30	\$ 7.80
3	ADUM3154BRSZ-ND	\$ 6.75	\$ 20.25
1	Traco Power / TEL 5-2411 5V 5W	\$ 18.30	\$ 18.30
1	Traco Power / TEL 5-2410 3.3V 4W	\$ 18.30	\$ 18.30
3	MCP3202-CI/SN-ND	\$ 2.61	\$ 7.83
4	MCP4822-E/SN-ND	\$ 3.09	\$ 12.36
2 •	MCP2515T-I/SOCT-ND	\$ 1.87	\$ 3.74
4	MCP2562T-E/SNCT-ND	\$ 0.93	\$ 3.72
2	TC7MBL3253CFT	\$ 0.625	\$ 1.25
20	IRFS3607TRLPBF	\$ 0.49697	\$ 9.94
10	IR2102SPBF	\$ 1.786364	\$ 17.86
12	ULN2803A	\$ 0.132114	\$ 1.59
5	MAX3232CSE+T	\$ 1.1077	\$ 5.54
30	2N7002LT1G	\$ 0.0592	\$ 1.78
5	MAX3485ESA+T	\$ 1.632	\$ 8.16
10	TCMT4600	\$ 1.0299	\$ 10.3
16	HF41F/5-ZS	\$ 1.069697	\$ 17.12
8	K8-8081D-L1	\$ 0.15303	\$ 1.23
4	015402.5DRT	\$ 1.219697	\$ 4.88
2	DP-06BP	\$ 0.3985	\$ 0.8
10	HAD-03LWA-R	\$0.2197	\$ 2.20

Table E.1: Financial estimate.





APPENDIX E. FINANCIAL STATEMENT

50	TS5215A 250gf	\$ 0.0138	\$ 0.69
2	DSIC01LSGET	\$ 0.386364	\$ 0.77
30	DS1037-09FNAKT74-0CC	\$ 0.166667	\$ 5.00
40	DS1034-09MUNSi44	\$ 0.209091	\$ 8.36
20	DS1027-2LBF1	\$ 0.02245	\$ 0.45
10	DC-005-20A	\$ 0.081013	\$ 0.81
20	Test Ring 5001	\$ 0.145455	\$ 2.91
2	B5B-EH(LF)(SN)	\$ 0.12368	\$ 0.25
20	JL2EDGR-50802G01	\$ 0.028367	\$ 0.57
20	JL2EDGK-50802G01	\$ 0.095451	\$ 1.91
10	C35445	\$ 0.0479	\$ 0.48
16	C124415	\$ 0.0663	\$ 1.07
20	C124416	\$ 0.0902	\$ 1.81
5	C132435	\$ 0.0845	\$ 0.43
10	A2541HWR-2x7P	\$ 0.2045	\$ 2.05
2	FH1-200CK-G	\$ 0.1939	\$ 0.39
10	DS1128-04-S8B8P-X	\$ 0.3907	\$ 3.91
10	C132439	\$ 0.2029	\$ 2.03
52	1-2834011-2	\$ 0.381	\$ 19.81
100	0805W8F1822T5E	\$ 0.002797	\$ 0.28
100	0805W8F1912T5E	\$ 0.001684	\$ 0.17
100	0805W8F2200T5E	\$ 0.001524	\$ 0.15
100	0805W8F4700T5E	\$ 0.001681	\$ 0.17
20	0805X106K250NT	\$ 0.035928	\$ 0.72
20	0805F104M500	\$ 0.029385	\$ 0.59
60	D-G080508G1-KS2	\$ 0.016163	\$ 0.97
40	D-B080508B1-KS2	\$ 0.016163	\$ 0.65
100	WR08X1002FTL	\$ 0.005438	\$ 0.54
100	AC0805FR-072KL	\$ 0.002988	\$ 0.30
20	D-W080508W1-KS2	\$ 0.026702	\$ 0.53
100	RS-05K3901FT	\$ 0.001693	\$ 0.17
50	CRA034RF1K00P05Z	\$ 0.008652	\$ 0.43
100	CR0805F3K00P05Z	\$ 0.001936	\$ 0.19
100	WR08X22R0FTL	\$0.001554	\$ 0.16
50	0805N331J500CT	\$ 0.010931	\$ 0.55
100	ERJP06F1001V	\$ 0.023739	\$ 2.37
10	RTT25R030FTE	\$ 0.057	\$ 0.57
20	US1AF	\$ 0.0147	\$ 0.3
50	RC1210JR-0722RL	\$ 0.0067	\$ 0.34
10	9C16000132	\$ 0.1131	\$ 1.14
50	D-R080508L3-KS2	\$ 0.0135	\$ 0.68
40	D-W080508W1-KS2	\$ 0.0242	\$ 0.97
50	AF0805JR-07100KL	\$ 0.0051	\$ 0.26
50	AF0805JR-07100RL	\$ 0.0049	\$ 0.25
20	0805B104J500NT	\$ 0.0258	\$ 0.52

íΛ		ENIERÍA Omatización		
				6
	20	0805F105M500NT	\$ 0.0254	\$0.51
	10	0805B475K250NT	\$ 0.0657	\$ 0.66
	10	0805F106M250NT	\$ 0.0609	\$ 0.61
	50	RC0805JR-071KL	\$ 0.0027	\$ 0.14
	60	D-G080508G1-KS2	\$ 0.0203	\$ 1.22
	60	D-B080508B1-KS2	\$ 0.022	\$ 1.32
	5	3386P-1-103TLF	\$ 1.2498	\$ 6.25
	50	AC0805JR-0710KL	\$ 0.0131	\$ 0.66
	100	AF0805JR-07100RL	\$ 0.0104	\$ 1.04
	20	CRA064RJ1KE04	\$ 0.0602	\$ 1.21
	50	AC0805JR-07270RL	\$ 0.0047	\$ 0.24
	5	Motor Board PCB Production	\$ 4.00	\$ 4.00
	5	IO Board PCB Production	\$ 4.00	\$ 4.00
	5	4 Phase Inverter PCB Production	\$ 4.00	\$ 4.00
	5	Power Board PCB Production	\$ 2.00	\$ 2.00
	5	Base Board PCB Production	\$ 8.50	8.50
	5	Expansion Bay PCB Production	\$ 4.00	\$ 4.00
	5	FPGA Shield Adapter PCB Production	\$ 6.70	\$ 6.70
	5	HMI Board PCB Production	\$ 2.00	\$ 2.00
	5	Comunication Board PCB Production	\$ 2.00	\$ 2.00

\$ 2.00

\$4.00

Total

Comunication Board PCB Production Analog Board PCB Production Pi Adapter Board PCB Production oirection



\$ 2.00

\$4.00

\$ 664.72







APPENDIX E. FINANCIAL STATEMENT





Bibliography

INGENIERÍA EN AUTOMATIZACIÓN

- [1] BENG, D. B. Practical SCADA for Industry (IDC Technology). Newnes, sep 2003.
- [2] CERRADA, MARIELA CARDILLO, J. P. A. Diagnóstico de fallas basado en modelos: Una solución factible para el desarrollo de aplicaciones SCADA en tiempo real. *Ciencia e Ingeniería* (2011).
- [3] ELDIJK, V. IEC 61131: General information, Apr 2018.
- [4] MUHAMMAD AAMIR AND MUHAMMAD ASLAM UQAILI AND NISHAT AHMAD KHAN AND JAVIER PONCELA AND B. S. CHOWDHRY. Hardware Implementation and Testing of Reconfigurable RTU for Wireless SCADA. Wireless Personal Communications 85, 2 (May 2015), 511–528.
- [5] M. CHMIEL AND R. CZERWINSKI AND P. SMOLAREK. IEC 61131-3-based PLC Implemented by means of FPGA. *IFAC-PapersOnLine* 48, 4 (2015), 374–379.
- [6] ROBERT CZERWINSKI AND MIROSLAW CHMIEL AND WOJCIECH WYGRABEK. FPGA Implementation of Programmable Logic Controller Compliant with EN 61131-3. *IFAC Proceedings Volumes 46*, 28 (2013), 138–143.
- [7] DONG-AH LEE AND EUI-SUB KIM AND JUNBEOM YOO AND JANG-SOO LEE AND JONG GYUN CHOI. FBDtoVerilog 2.0: An Automatic Translation of FBD into Verilog to Develop FPGA. In 2014 International Conference on Information Science & Applications (ICISA) (May 2014), IEEE.
- [8] ADAM MILIK. High level synthesis reconfigurable hardware implementation of programmable logic controller. *IFAC Proceedings Volumes 39*, 21 (Feb. 2006), 138–143.
- [9] ADAM MILIK. Multiple-Core PLC CPU Implementation and Programming. *Journal of Circuits, Systems and Computers* 27, 10 (May 2018), 1850162.
- [10] MUÑOZ BARRÓN, BENIGNO. Controlador modular y reconfigurable para máquina de inyección de plástico basado en FPGA, Jun 2011.
- [11] OSORNIO RIOS, ROQUE ALFREDO. Diseño de sistema de control para CNC de alta velocidad, Aug 2007.
- [12] SÁNCHEZ GÓMEZ, JESÚS IVÁN. Desarrollo de compilador para lenguaje escalera de controladores lógicos programables para aplicaciones industriales, Jun 2013.
- [13] SANTOS CRUZ, RAFAEL. Diseño e implementación de teclado industrial aplicado a una máquina de inyección de plástico, Aug 2008.
- [14] SOROUSH SHIRALI AND SHAHAB ENSAFI AND MAHSA NASERI. RTU hardware design for SCADA systems using FPGA. In 2010 International Conference on Computer Applications and Industrial Electronics (Dec. 2010), IEEE.





BIBLIOGRAPHY

- [15] CELSO F. SILVA AND CAMILO QUINTANS AND JOSE M. LAGO AND ENRIQUE MANDADO. An Integrated System for Logic Controller Implementation Using FPGAs. In *IECON 2006 - 32nd Annual Conference on IEEE Industrial Electronics* (Nov. 2006), IEEE.
- [16] C. F. SILVA AND C. QUINTANS AND E. MANDADO AND M. A. CASTRO. Methodology to Implement Logic Controllers with both Reconfigurable and Programmable Hardware. In 2007 IEEE International Symposium on Industrial Electronics (June 2007), IEEE.
- [17] MILIK, A., AND PULKA, A. On FPGA dedicated SFC synthesis and implementation according to IEC61131. In 2014 International Conference on Signals and Electronic Systems (ICSES) (Sept. 2014), IEEE.
- [18] OLDFIELD, J. V. Field-Programmable Gate Arrays: Reconfigurable Logic for Rapid Prototyping and Implementation of Digital Systems. Wiley-Interscience, jan 1995.
- [19] PENIN, A. Sistemas SCADA. Alfaomega Marcombo, Mexico, 2013.
- [20] SARDUY, J. Temas especiales de instrumentacion y control. Editorial Felix Varela, La Habana, 2005.
- [21] TRIMBERGER, S. M. Field-Programmable Gate Array Technology. Springer, jan 1994.